RF63 Datasheet, PDF (67/91 Pages) List of Unclassifed Manufacturers – Ultra-Low Power Integrated UHF Transceiver

ADVANCED COMMUNICATIONS & SENSING
7.3.1. Optimized Receive Cycle
The lowest-power Rx cycle is the following:
RF63
IDD
IDDR
3.0mA typ.
RF63
IDDFS
1.3mA typ.
IDDST
65uA typ.
IDDSL
100nA typ.
Rx
time
Wait
TS_RE
RF63 can be put in
Any other mode
Receiver is ready :
-RSSI sampling is valid after a 1/Fdev period
-Received data is valid
Wait
TS_OSC
Wait
TS_FS
Set RF63 in Rx mode
Wait for Receiver settling
Set RF63 in FS mode
Wait for PLL settling
Set RF63 in Standby mode
Wait for XO settling
Time
Figure 49: Optimized Rx Cycle
Note: If the lock detect indicator is available on an external interrupt pin of the companion uC, it can be used to
optimize TS_FS, without having to wait the maximum specified TS_FS.
Page 67 of 91
Tel: [phone] Fax: [phone] E-mail: [e-mail] http://www.hoperf.com