MC80F0204 Datasheet, PDF (80/126 Pages) List of Unclassifed Manufacturers – 8-BIT SINGLE-CHIP MICROCONTROLLERS

MC80F0104/0204
Preliminary
16.3 Communication operation
The transmit operation is enabled when bit 7 (TXE) of the
asynchronous serial interface mode register (ASIMR) is
set to 1. The transmit operation is started when transmit
data is written to the transmit shift register (TXR). The tim-
ing of the transmit completion interrupt request is shown in
Figure 16-6 .
The receive operation is enabled when bit 6 (RXE) of the
asynchronous serial interface mode register (ASIMR) is
set to 1, and input via the RxD pin is sampled. The serial
clock specified by ASIMR is used to sample the RxD pin.
Once reception of one data frame is completed, a receive
completion interrupt request (INT_RX) occurs. Even if an
error has occurred, the receive data in which the error oc-
curred is still transferred to RXR. When ASIMR bit 1 (IS-
RM) is cleared to 0 upon occurrence of an error, and
INT_RX occurs. When ISRM bit is set to 1, INT_RX does
not occur in case of error occurrence. Figure 16-6 shows
the timing of the asynchronous serial interface receive
completion interrupt request.
1. Stop bit Length : 1 bit
1 data frame
TxD
RxD
Start D0 D1 D2 D3 D4 D5 D6 D7 Parity Stop
character bits
TX
INTERRUPT
RX
INTERRUPT
2. Stop bit Length : 2 bit
1 data frame
TxD
RxD
Start _{D0 D1 D2 D3 D4 D5 D6 D7} Parity
Stop
character bits
TX
INTERRUPT
RX
INTERRUPT
3. Stop bit Length : 1 bit, No parity
1 data frame
TxD
RxD
Start D0 D1 D2 D3 D4 D5 D6 D7 Stop
character bits
TX
INTERRUPT
RX
INTERRUPT
1 data frame consists of following bits.
- Start bit : 1 bit
- Character bits : 8 bits
- Parity bit : Even parity, Odd parity, Zero parity, No parity
- Stop bit(s) : 1 bit or 2 bits
Figure 16-6 UART data format and interrupt timing diagram
76
Mar. 2005 Ver 0.2