VMX51C900 Datasheet, PDF (47/55 Pages) List of Unclassifed Manufacturers – Versa Mix 8051 MCU with LCD Controller and ADC

VMX51C900
Program Memory Read Cycle Timing
The following timing diagram shows the signal timing during Program Memory Read Cycle.
FIGURE 26: PROGRAM MEMORY READ CYCLE
OSC
T12 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T1 T2 T3
1
2
ALE
#PSEN
5
7
#RD,#WR
PORT2
PORT0
Float
3
ADDRESS A15-A8
346
8
A7-A0 Float INST in Float
ADDRESS A15-A8
A7-A0 Float INST in Float
______________________________________________________________________________________________
www.ramtron.com
page 47 of 55