VMX51C900 Datasheet, PDF (15/55 Pages) List of Unclassifed Manufacturers – Versa Mix 8051 MCU with LCD Controller and ADC

VMX51C900
TABLE 17: TIMER MODE CONTROL REGISTER (TMOD) – SFR 89H
7
6
5
4
3
2
GATE1 C/T1
T1M1
T1M0
GATE0
C/T0
1
T0M1
0
T0M0
Bit Mnemonic Description
7 GATE1
1: Enables external gate control (pin INT1 for
Counter 1). When INT1 is high, and TRx bit is
set (see TCON register), a counter is
incremented every falling edge on the T1IN
input pin
6 C/T1
Selects timer or counter operation (Timer 1).
1 = A counter operation is performed
0 = The corresponding register will function
as a timer
5 T1M1
Selects the operating mode of
4 T1M0
Timer/Counter 1
3 GATE0
If set, enables external gate control (pin INT0
for Counter 0). When INT0 is high, and TRx
bit is set (see TCON register), a counter is
incremented every falling edge on the T0IN
input pin
2 C/T0
Selects timer or counter operation (Timer 0).
1 = A counter operation is performed
0 = The corresponding register will function
as a timer
1 T0M1
Selects the operating mode of
0 T0M0
Timer/Counter 0
The table below summarizes the four operating modes
of timers 0 and 1. The timer operating mode is
selected by the T1M1/T1M0 and T0M1/T0M0 bits of
the TMOD register.
TABLE 18: TIMER/COUNTER MODE DESCRIPTION SUMMARY
M1 M0 Mode
0
0
Mode 0
0
1
Mode 1
1
0
Mode 2
1
1
Mode 3
Function
13-bit Counter
16-bit Counter
8-bit auto-reload Counter/Timer. The reload
value is kept in TH0 or TH1, while TL0 or TL1
is incremented every machine cycle. When TLx
overflows, the value of THx is copied to TLx.
If Timer 1 M1 and M0 bits are set to 1, Timer 1
stops.
______________________________________________________________________________________________
www.ramtron.com
page 15 of 55