PC7410 Datasheet, PDF (21/57 Pages) ATMEL Corporation – PowerPC 7410 RISC Microprocessor Product Specification

PC7410
Figure 9-1. SYSCLK Input Timing Diagram
t_SYSCLK
t_KHKL
SYSCLK
VM
VM
VM
CVIH
CVIL
t_KR
t_KF
Note: VM = Midpoint Voltage (OV_DD/2).
9.2.2
Processor Bus AC Specifications
Table 9-3 provides the processor AC timing specifications for the PC7410 as defined in Figure 9-3 on
page 23 and Figure 9-4 on page 24. Timing specifications for the L2 bus are provided in “L2 Bus AC
Specifications” on page 26.
Table 9-3.
Processor Bus AC Timing Specifications⁽¹⁾ at V_DD = AV_DD = 1.8V ± 100 mV;
-55°C ≤T_J ≤125°C, OV_DD = 1.8V ± 100 mV
400, 450, 500 MHz
Symbol⁽²⁾
Parameter
Min
Max
Unit
t_IVKH
Input Setup
1.0
t_IXKH
Input Hold
0
Output Valid Times:⁽⁷⁾⁽⁸⁾
t_KHTSV
TS
–
t_KHARV
ARTRY/SHD0/SHD1
–
t_KHOV
All Other Outputs
–
Output Hold Times:^(7)(12)
t_KHTSX
TS
0.5
t_KHARX
ARTRY/SHD0/SHD1
0.5
t_KHOX
All Other Outputs
0.5
t_KHOE(11)
SYSCLK to Output Enable
0.5
t_KHOZ
SYSCLK to Output High Impedance (all except ABB/AMON[0], ARTRY/SHD,
DBB/DMON[0]), SHD0, SHD1)
–
t_{KHABPZ(5)(9)(11)}
SYSCLK to ABB/AMON[0], DBB/DMON[0] High Impedance after precharge
–
t_{KHARP(5)(10)(11)}
Maximum Delay to ARTRY/SHD0/SHD1 Precharge
–
–
ns
–
ns
3.0
ns
2.3
3.0
–
ns
–
–
–
ns
3.5
ns
1
t
SYSCLK
1
t
SYSCLK
Note:
1. All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge of the input
SYSCLK. All output specifications are measured from the midpoint of the rising edge of SYSCLK to the midpoint of the sig-
nal in question. All output timings assume a purely resistive 50Ω load (see Figure 9-3 on page 23). Input and output timings
are measured at the pin; time-of-flight delays must be added for trace lengths, vias and connectors in the system.
2. The symbology used for timing specifications herein follows the pattern of
t_{(signal)(state)(reference)(state)} for inputs and t_{(reference)(state)(signal)(state)} for outputs. For example, t_IVKH symbolizes the time input signals
(I) reach the valid state (V) relative to the SYSCLK reference (K) going to the high (H) state or input setup time. And t_KHOV
symbolizes the time from SYSCLK (K) going high (H) until outputs (O) are valid (V) or output valid time. Input hold time can
be read as the time that the input signal (I) went invalid (X) with respect to the rising clock edge (KH) - note the position of
the reference and its state for inputs -and output hold time can be read as the time from the rising edge (KH) until the output
went invalid (OX).
3. The setup and hold time is with respect to the rising edge of HRESET (see Figure 9-4 on page 24).
e2v semiconductors SAS 2007
21
0832F–HIREL–02/07