W78E365 Datasheet, PDF (20/40 Pages) Winbond – 8-BIT MICROCONTROLLER

W78E365
MODE
Erase 64KB APROM
Program 64KB APROM
Read 64KB APROM
Erase 4KB LDROM
Program 4KB LDROM
Read 4KB LDROM
WFWIN
0
0
0
1
1
1
CTRL<3:0>
0010
0001
0000
0010
0001
0000
OEN
1
1
0
1
1
0
CEN
0
0
0
0
0
0
SFRAH, SFRAL
X
Address in
Address in
X
Address in
Address in
SFRFD
X
Data in
Data out
X
Data in
Data out
6.9.1 In-System Programming Control Register (CHPCON)
CHPCON (BFH)
BIT
NAME
FUNCTION
7
SWRESET _{When this bit is set to 1, and both FBOOTSL and FPROGEN are set to 1. It}
will enforce microcontroller reset to initial condition just like power on reset.
6
-
Reserve.
5
LD/AP
This bit is read only. 1: CPU is running LDROM program. 0: CPU is running
APROM program.
1: Enable on-chip AUX-RAM.
4 ENAUXRAM
0: Disable the on-chip AUX-RAM
3
1
Must be 1
2
-
Reserve.
1
FBOOTSL
When this bit is set to 1, and both SWRESET and FPROGEN are set to 1. It
will enforce microcontroller reset to initial condition just like power on reset.
0
FPROGEN
When this bit is set to 1, and both SWRESET and FBOOTSL are set to 1. It
will enforce microcontroller reset to initial condition just like power on reset.
This register is protected by CHPENR register. Please write as below procedures while you would like
to write CHPCON register.
Mov CHPENR, #87h
Mov CHPENR, #59h
Anl CHPCON, #EFh ; Disable AUX-RAM
Mov CHPENR, #0h
6.10 Software Reset
Set CHPCON = 0X83, timer and enter IDLE mode. CPU will reset and restart from APFLASH after
time out.
- 20 -