|
SI5320 Datasheet, PDF (12/34 Pages) List of Unclassifed Manufacturers – SONET/SDH PRECISION CLOCK MULTIPLIER IC | |||
|
◁ |
Si5320
Table 4. AC Characteristics (PLL Performance Characteristics) (Continued)
(VDD33 = 3.3 V ±5%, TA = â20 to 85 °C)
Parameter
Symbol
Test Condition
Min Typ Max Unit
Jitter Transfer Bandwidth (see Figure 6)
Wander/Jitter Transfer Peaking
Wander/Jitter at 6400 Hz Bandwidth
(BWSEL[1:0] = 11 and DBLBW = 0)
FBW
BW = 6400 Hz
â 6400 â Hz
JP
< 6400 Hz
â 0.05 0.1 dB
Jitter Tolerance (see Figure 7) (1/1 Scaling)
JTOL(PP)
f = 64 Hz
f = 640 Hz
1000 â
100 â
â ns
â ns
f = 6400 Hz
10 â â ns
CLKOUT RMS Jitter Generation
FEC[1:0] = 00 (1/1 Scaling)
JGEN(RMS)
12 kHz to 20 MHz
50 kHz to 80 MHz
â 1.0 1.4 ps
â 0.38 0.5 ps
CLKOUT RMS Jitter Generation
JGEN(RMS)
FEC[1:0] = 01, 10 (255/238, 238/255 scaling)
12 kHz to 20 MHz
50 kHz to 80 MHz
â 0.94 1.4 ps
â 0.41 0.6 ps
CLKOUT Peak-Peak Jitter Generation
FEC[1:0] = 00 (1/1 Scaling)
JGEN(PP)
12 kHz to 20 MHz
50 kHz to 80 MHz
â 9.4 12.0 ps
â 4.7 5.5 ps
CLKOUT Peak-Peak Jitter Generation
FEC[1:0] = 01, 10 (255/238, 238/255 scaling)
JGEN(PP)
12 kHz to 20 MHz
50 kHz to 80 MHz
â 8.3 12.0 ps
â 4.6 5.5 ps
Jitter Transfer Bandwidth (see Figure 6)
Wander/Jitter Transfer Peaking
Wander/Jitter at 12800 Hz Bandwidth
(BWSEL[1:0] = 11 and DBLBW = 1)
FBW
BW = 6400 Hz
â 6400 â Hz
JP
< 6400 Hz
â 0.05 0.1 dB
Jitter Tolerance (see Figure 7)
f = 128 Hz
500 â â ns
f = 1280 Hz
50 â â ns
f = 12800 Hz
5 â â ns
CLKOUT RMS Jitter Generation
FEC[1:0] = 00 (1/1 Scaling)
CLKOUT Peak-Peak Jitter Generation
FEC[1:0] = 00 (1/1 Scaling)
JGEN(RMS)
JGEN(PP)
12 kHz to 20 MHz
50 kHz to 80 MHz
12 kHz to 20 MHz
50 kHz to 80 MHz
â 0.74 1.0 ps
â 0.30 0.4 ps
â 6.9 9.0 ps
â 4.0 5.0 ps
Jitter Transfer Bandwidth (see Figure 6)
FBW
BW = 12,800 Hz
â 12800 â Hz
Wander/Jitter Transfer Peaking
JP
< 12,800 Hz
â 0.05 0.1 dB
Notes:
1. Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.
2. For reliable device operation, temperature gradients should be limited to 10 °C/min.
3. Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of
nanoseconds per millisecond. The equivalent ps/µs unit is used here since the maximum phase transient magnitude for the
Si5320 (tPT_MTIE) never reaches one nanosecond.
12
Rev. 2.3
|
▷ |