 English |
|
|
|
|
|
|
|
| M13S64164A-2Y Datasheet, PDF (48/49 Pages) Elite Semiconductor Memory Technology Inc. – Double-data-rate architecture, two data transfers per clock cycle | |||
| |||
| ◁ |
ESMT
Revision History
Revision
1.0
Date
2012.10.29
Original
M13S64164A (2Y)
Automotive Grade
Description
Elite Semiconductor Memory Technology Inc.
Publication Date : Oct. 2012
Revision : 1.0
48/49
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese