GD25Q32 Datasheet, PDF (35/50 Pages) ELM Electronics – 3.3V Uniform Sector Dual and Quad Serial Flash

GD25Q32CxIGx 3.3V Uniform Sector Dual and Quad Serial Flash
http://www.elm-tech.com
time of “tsus” (See AC Characteristics) is required to suspend the program/erase operation.
The Program/Erase Suspend command will be accepted by the device only if the SUS2/SUS1 bit in the Status
Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-
going. If the SUS2/SUS1 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the
device. The WIP bit will be cleared from 1 to 0 within “tsus” and the SUS2/SUS1 bit will be set from 0 to 1
immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and
release the suspend state. The command sequence is show below.
Figure 33. Program/Erase Suspend Sequence Diagram
CS#
SCLK
SI
SO
01234567
Command
75H
High-Z
tSUS
Accept read command
7.29. Program/Erase Resume (PER) (7AH)
The Program/Erase Resume command must be written to resume the program or sector/block erase operation
after a Program/Erase Suspend command. The Program/Erase command will be accepted by the device only if
the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register
will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or
Block will complete the erase operation or the page will complete the program operation. The Program/Erase
Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in
Figure34.
Figure 34. Program/Erase Resume Sequence Diagram
CS#
SCLK
SI
SO
01234567
Command
7AH
Resume Erase/Program
7.30. Erase Security Registers (44H)
The GD25Q32C provides three 1024-byte Security Registers which can be erased and programmed
individually. These registers may be used by the system manufacturers to store security and other important
information separately from the main memory array.
The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN)
command must previously have been executed to set the Write Enable Latch (WEL) bit.
The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command
50 - 35
Rev.1.0