CY8C52_1106 Datasheet, PDF (92/95 Pages) Cypress Semiconductor – Programmable System-on-Chip (PSoC) DC to 40 MHz operation

PRELIMINARY
PSoC^® 5: CY8C52 Family Datasheet
Table 14-1. Acronyms Used in this Document (continued)
Acronym
PLA
PLD
PLL
PMDD
POR
PRS
PS
PSoC^®
PSRR
PWM
RAM
RISC
RMS
RTC
RTL
RTR
RX
SAR
SC/CT
SCL
SDA
S/H
SIO
SNR
SOC
SOF
Description
programmable logic array
programmable logic device, see also PAL
phase-locked loop
package material declaration data sheet
power-on reset
pseudo random sequence
port read data register
Programmable System-on-Chip™
power supply rejection ratio
pulse-width modulator
random-access memory
reduced-instruction-set computing
root-mean-square
real-time clock
register transfer language
remote transmission request
receive
successive approximation register
switched capacitor/continuous time
I²C serial clock
I²C serial data
sample and hold
special input/output, GPIO with advanced
features. See GPIO.
signal-to-noise ratio
start of conversion
start of frame
Table 14-1. Acronyms Used in this Document (continued)
Acronym
SPI
SR
Description
Serial Peripheral Interface, a communications
protocol
slew rate
SRAM
SRES
SWD
static random access memory
software reset
serial wire debug, a test protocol
SWV
TD
THD
single-wire viewer
transaction descriptor, see also DMA
total harmonic distortion
TIA
TRM
TTL
TX
UART
transimpedance amplifier
technical reference manual
transistor-transistor logic
transmit
Universal Asynchronous Transmitter Receiver, a
communications protocol
UDB
USB
USBIO
VDAC
WDT
universal digital block
Universal Serial Bus
USB input/output, PSoC pins used to connect to
a USB port
voltage DAC, see also DAC, IDAC
watchdog timer
WOL
WRES
XRES
write once latch, see also NVL
watchdog timer reset
external reset I/O pin
XTAL
crystal
15. Reference Documents
PSoC® 3, PSoC® 5 Architecture TRM
PSoC® 5 Registers TRM
Document Number: 001-66236 Rev. *A
Page 92 of 95