W150_03 Datasheet, PDF (9/15 Pages) Cypress Semiconductor – 440BX AGPset Spread Spectrum Frequency Synthesizer

PRELIMINARY
W150
Absolute Maximum Ratings^[3]
Stresses greater than those listed in this table may cause
permanent damage to the device. These represent a stress
rating only. Operation of the device at these or any other condi-
tions above those specified in the operating sections of this
specification is not implied. Maximum conditions for extended
periods may affect reliability.
Parameter
Description
V_DD, V_IN
T_STG
T_B
T_A
ESD_PROT
Voltage on any pin with respect to GND
Storage Temperature
Ambient Temperature under Bias
Operating Temperature
Input ESD Protection
Rating
Unit
–0.5 to +7.0
V
–65 to +150
°C
–55 to +125
°C
0 to +70
°C
2 (min)
kV
DC Electrical Characteristics (T_A = 0°C to +70°C; V_DDQ3 = 3.3V ±5%; V_DDQ2 = 2.5V ±5%)
Parameter
Description
Test Condition
Min.
Typ.
Max.
Supply Current
I_DD
3.3V Supply Current
CPU_F, 1:2= 100 MHz
320
Outputs Loaded^[4]
I_DD
2.5V Supply Current
CPU_F, 1:2= 100 MHz
40
Outputs Loaded^[4]
Logic Inputs
V_IL
Input Low Voltage
V_IH
Input High Voltage
I_IL
Input Low Current^[5]
I_IH
Input High Current^[5]
I_IL
Input Low Current (SEL100/66#)
I_IH
Input High Current (SEL100/66#)
Clock Outputs
GND – 0.3
2.0
0.8
V_DD + 0.3
–25
10
–5
+5
V_OL
Output Low Voltage
I_OL = 1 mA
50
V_OH
Output High Voltage
I_OH = 1 mA
3.1
V_OH
Output High Voltage CPU_F, 1:2, IOAPIC I_OH = –1 mA
2.2
I_OL
Output Low Current CPU_F, 1:2
V_OL = 1.25V
60
73
85
PCI_F, PCI1:5
V_OL = 1.5V
96
110
130
IOAPIC0, IOAPIC_F V_OL = 1.25V
72
92
110
REF0:1
V_OL = 1.5V
61
71
80
48-MHz
V_OL = 1.5V
60
70
80
24-MHz
V_OL = 1.5V
60
70
80
SDRAM0:15, _F
V_OL = 1.5V
95
110
130
I_OH
Output High Current CPU_F, 1:2
V_OH = 1.25V
43
60
80
PCI_F, PCI1:5
V_OH = 1.5V
76
96
120
IOAPIC
V_OH = 1.25V
60
90
130
REF0:1
V_OH = 1.5V
50
60
72
48-MHz
V_OH = 1.5V
50
60
72
24-MHz
V_OH = 1.5V
50
60
72
SDRAM0:15, _F
V_OH = 1.5V
75
95
120
Notes:
3. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
4. All clock outputs loaded with 6" 60Ω traces with 22-pF capacitors.
5. W150 logic inputs have internal pull-up devices (not to full CMOS level). Logic input FS3 has an internal pull-down device.
Unit
mA
mA
V
V
µA
µA
µA
µA
mV
V
V
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
Document #: 38-07177 Rev. *B
Page 9 of 15