W144_04 Datasheet, PDF (7/14 Pages) Cypress Semiconductor – 440BX AGPset Spread Spectrum Frequency Synthesizer

Data Byte 2
7
–
6
7
5
–
4
13
3
12
2
11
1
10
0
8
Data Byte 3
7
–
6
–
5
26
4
25
3
–
2
21, 20,
18, 17
1
32, 31,
29, 28
0
38, 37,
35, 34
Data Byte 4
7
–
6
–
5
–
4
–
3
–
2
–
1
–
0
–
Data Byte 5
7
–
6
–
5
–
4
47
3
–
2
–
1
46
0
2
Data Byte 6
7
–
6
–
5
–
4
–
3
–
–
PCI_F
–
PCI5
PCI4
PCI3
PCI2
PCI1
(Reserved)
Clock Output Disable
(Reserved)
Clock Output Disable
Clock Output Disable
Clock Output Disable
Clock Output Disable
Clock Output Disable
–
–
48MHz
24MHz
–
SDRAM8:11
(Reserved)
(Reserved)
Clock Output Disable
Clock Output Disable
(Reserved)
Clock Output Disable
SDRAM4:7 Clock Output Disable
SDRAM0:3 Clock Output Disable
–
(Reserved)
–
(Reserved)
–
(Reserved)
–
(Reserved)
–
(Reserved)
–
(Reserved)
–
(Reserved)
–
(Reserved)
–
–
–
IOAPIC
–
–
REF1
REF0
(Reserved)
(Reserved)
(Reserved)
Clock Output Disable
(Reserved)
(Reserved)
Clock Output Disable
Clock Output Disable
–
(Reserved)
–
(Reserved)
–
(Reserved)
–
(Reserved)
–
(Reserved)
Document #: 38-07153 Rev. *B
W144
–
–
0
Low
Active
1
–
–
0
Low
Active
1
Low
Active
1
Low
Active
1
Low
Active
1
Low
Active
1
–
–
0
–
–
0
Low
Active
1
Low
Active
1
–
–
0
Low
Active
1
Low
Active
1
Low
Active
1
–
–
0
–
–
0
–
–
0
–
–
0
–
–
0
–
–
0
–
–
0
–
–
0
–
–
0
–
–
0
–
–
0
Low
Active
1
–
–
0
–
–
0
Low
Active
1
Low
Active
1
–
–
0
–
–
0
–
–
0
–
–
0
–
–
0
Page 7 of 14