C9531_04 Datasheet, PDF (7/10 Pages) Cypress Semiconductor – PCIX I/O System Clock Generator with EMI Control Features

C9531
Absolute Maximum Conditions
Parameter
Description
Condition
Min.
Max.
V_DD,V_DDP
V_DDA
V_IN
T_S
T_A
T_J
ESD_HBM
Ø_JC
Ø_JA
UL–94
Core Supply Voltage
Analog Supply Voltage
Input Voltage
Temperature, Storage
Temperature, Operating Ambient
Temperature, Junction
ESD Protection (Human Body Model)
Dissipation, Junction to Case
Dissipation, Junction to Ambient
Flammability Rating
Relative to V _SS
Non-functional
Functional
Functional
MIL-STD-883, Method 3015
Mil-Spec 883E Method 1012.1
JEDEC (JESD 51)
At 1/8 in.
–0.5
–0.5
–0.5
–65
0
–
2000
4.6
4.6
V_DD + 0.5
+150
70
150
–
V–0
MSL
Moisture Sensitivity Level
1
Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
Unit
V
V
VDC
°C
°C
°C
V
°C/W
°C/W
DC Electrical Specifications
Parameter
Description
V_DD, V_DDP,
V_DDA
V_ILI2C
V_IHI2C
V_IL
V_IH
I_IL
3.3V Operating Voltage
Input Low Voltage
Input High Voltage
Input Low Voltage
Input High Voltage
Input Leakage Current
V_OL
V_OH
I_OZ
C_IN
C_OUT
L_IN
C_XTAL
Output Low Voltage
Output High Voltage
High-Impedance Output Current
Input Pin Capacitance
Output Pin Capacitance
Pin Inductance
Crystal Pin Capacitance
V_XIH
V_XIL
I_DD
Xin High Voltage
Xin Low Voltage
Dynamic Supply Current
I_PD
Power-down Supply Current
AC Electrical Specifications
Parameter
Crystal
T_DC
Description
XIN Duty Cycle
XIN_FREQ
T_R / T_F
T_CCJ
L_ACC
XIN Frequency
XIN Rise and Fall Times
XIN Cycle to Cycle Jitter
Long Term Accuracy
Condition
3.3V ± 5%
SDATA, SCLK
SDATA, SCLK
except Pull-ups or Pull-downs
0 < V_IN < V_DD
I_OL = 1 mA
I_OH = –1 mA
From XIN and XOUT pins to
ground
At 133 MHz and all outputs
loaded per Table 7
PD# Asserted
Min.
Max.
Unit
3.135
3.465
V
–
1
V
2.2
–
–
V_SS–0.5
0.8
V
2.0
V_DD+0. 5
V
–5
5
µA
–
0.4
V
2.4
–
V
–10
10
µA
2
5
pF
3
6
pF
–
7
nH
32
38
pF
0.7V_DD
V_DD
V
0
0.3V_DD
V
–
300
mA
–
1
mA
Condition
Min. Max. Unit
The device will operate reliably with input duty
cycles up to 30/70%
When Xin is driven from an external clock source
Measured between 0.3V_DD and 0.7V_DD
As an average over 1µs duration
Over 150 ms
45 55 %
25 33.3 MHz
– 10.0 ns
– 500 ps
300 ppm
Document #: 38-07034 Rev. *E
Page 7 of 10