CY7C64613 Datasheet, PDF (5/42 Pages) Cypress Semiconductor – EZ-USB FX USB Microcontroller

CY7C64613
— Handles much of the low-level USB protocol in logic, simplifying 8051 code
• General Programmable InterFace (GPIF)
— Allows direct connection to most parallel interfaces: 8- and 16-bit wide
— Eliminates external glue logic in most applications
— Programmable Waveform Instructions and Configuration Registers to define waveforms
— Six Ready (RDY) inputs and six Control (CTL) outputs
• Vectored interrupt system expanded for USB, FIFO flags and DMA interrupts
• Separate buffers for SETUP and DATA portions of a CONTROL transfer
• Integrated I2C-compatible controller
— 400-KHz or 100-KHz operation
• Enhanced I/O
— I/O port registers mapped to 8051 SFRs (Special Function Registers) for high-speed bit operations
— Port bits can be controlled using 8051 bit addressing instructions
— Up to five 8-bit I/O ports
• Four integrated 8-bit-wide FIFOs
— Each 64 bytes deep
— Automatic conversion to and from 16-bit buses
— Easy, glueless interface to ASIC, DSP ICs and external logic
— Brings glue FIFOs inside for lower system cost
— Internal or external clock
— Synchronous (using strobes and a clock) or asynchronous (using strobes only)
• DMA controller
— Moves data between slave FIFOs, memory, and ports
— Very fast transfers—one clock (20.8 ns = 48 MHz) per byte for internal transfers
— Can use external RAM as additional FIFO (accessed via Address and Data buses)
• Special Autovectors for DMA and FIFO interrupts
• Glueless external memory expansion
— Up to 16-bit address bus and 8-bit data bus
— Strobes RD#, WR#, OE#, CS#, and PSEN#
— Buses not multiplexed (as in standard 8051), saving one clock per external memory cycle
• Three package options–128-pin PQFP, 80-pin PQFP, and 52-pin PQFP
1.2 Example Applications
• DSL modems
• ATAPI interface
• Memory card readers
• Legacy conversion devices
• Cameras
• Scanners
• Home PNA
• Wireless LAN
• MP3 players
• Networking
Document #: 38-08005 Rev. *B
Page 5 of 42