English
Language : 

CY7C67200_13 Datasheet, PDF (43/92 Pages) Cypress Semiconductor – EZ-OTG™ Programmable USB On-The-Go Host/Peripheral Controller
CY7C67200
D+ Pull-down Enable (Bit 7)
0: OTG VBus is less than 0.8 V
The D+ Pull-down Enable bit enables or disables a pull-down
resistor on the OTG D+ data line.
1: OTG D+ dataline pull-down resistor enabled
0: OTG D+ dataline pull-down resistor disabled
ID Status (Bit 1)
The ID Status bit is a read only bit that indicates the state of the
OTG ID pin on Port A.
1: OTG ID Pin is not connected directly to ground (>10K ohm)
D– Pull-down Enable (Bit 6)
0: OTG ID Pin is connected directly ground (< 10 ohm)
The D– Pull-down Enable bit enables or disables a pull-down
resistor on the OTG D– data line.
1: OTG D– dataline pull-down resistor enabled
0: OTG D– dataline pull-down resistor disabled
VBUS Valid Flag (Bit 0)
The VBUS Valid Flag bit indicates whether OTG VBus is greater
than 4.4 V. After turning on VBUS, firmware should wait at least
10 µs before this reading this bit.
OTG Data Status (Bit 2)
The OTG Data Status bit is a read only bit and indicates the TTL
logic state of the OTG VBus pin.
1: OTG VBus is greater than 2.4 V
1: OTG VBus is greater then 4.4 V
0: OTG VBus is less then 4.4 V
Reserved
All reserved bits must be written as ‘0’.
GPIO Registers
There are seven registers dedicated for GPIO operations. These seven registers are covered in this section and summarized in
Table 29.
Table 29. GPIO Registers
Register Name
GPIO Control Register
GPIO0 Output Data Register
GPIO0 Input Data Register
GPIO0 Direction Register
GPIO1 Output Data Register
GPIO1 Input Data Register
GPIO1 Direction Register
Address
R/W
0xC006
R/W
0xC01E
R/W
0xC020
R
0xC022
R/W
0xC024
R/W
0xC026
R
0xC028
R/W
GPIO Control Register [0xC006] [R/W]
Figure 41. GPIO Control Register
Bit #
Field
Read/Write
Default
15
Write Protect
Enable
R/W
0
14
Reserved
-
0
13
12
Reserved
R
-
0
0
11
10
9
8
SAS
Enable
Mode
Select
R/W
R/W
R/W
R/W
0
0
0
0
Bit #
Field
Read/Write
Default
7
HSS
Enable
R/W
0
6
Reserved
-
0
5
SPI
Enable
R/W
0
4
3
2
1
0
Reserved
Interrupt 0 Interrupt 0
Polarity Select Enable
-
-
-
R/W
R/W
0
0
0
0
0
Document Number: 38-08014 Rev. *I
Page 43 of 92