CY7C43646AV Datasheet, PDF(23/40 Page) Cypress Semiconductor – 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

CY7C43646AV Datasheet, PDF (23/40 Pages) Cypress Semiconductor – 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO

◁

Switching Waveforms (continued)

Port A Write Cycle Timing for FIFO1 (CY Standard and FWFT Modes)

CLKA

tCLKH

tCLK

tCLKL

FFA/IRA

CSA

HIGH

[37]

W/RA

MBA

ENA

A0â35

tENS tENH

tDS tDH

W1[36]

tENS tENH

W2[36]

Port C Word Write Cycle Timing for FIFO2 (CY Standard and FWFT Modes)

CLKC

FFC/IRC

MBC

HIGH

WENC

C0â17

tENS tENH

tDS tDH

tENS tENH

CY7C43646AV

CY7C43666AV

CY7C43686AV

tENS tENH

Note:

36. Written to FIFO1.

37. If W/RA switches from Read to Write before the assertion of CSA, tENS=tDIS+tENS.

Document #: 38-06026 Rev. *C

Page 23 of 40

▷