CYV15G0403TB Datasheet, PDF (1/21 Pages) Cypress Semiconductor – Independent Clock Quad HOTLink II™ Serializer

CYV15G0403TB
Independent Clock Quad HOTLink II™
Serializer
Features
Functional Description
• Second-generation HOTLink^® technology
• Compliant to SMPTE 292M and SMPTE 259M video
standards
• Quad channel video serializer
— 195- to 1500-Mbps serial data signaling rate
— Simultaneous operation at different signaling rates
• Supports half-rate and full-rate clocking
• Internal phase-locked loops (PLLs) with no external PLL
components
• Redundant differential PECL-compatible serial outputs per
channel
— No external bias resistors required
— Signaling-rate controlled edge-rates
— Internal source termination
• Synchronous LVTTL parallel interface
• JTAG boundary scan
• Built-In Self-Test (BIST) for at-speed link testing
• Low-power 2W @ 3.3V typical
• Single 3.3V supply
• Thermally enhanced BGA
• Pb-Free package option available
• 0.25μ BiCMOS technology
The CYV15G0403TB Independent Clock Quad HOTLink II™
Serializer is a point-to-point or point-to-multipoint communica-
tions building block enabling transfer of data over a variety of
high-speed serial links including SMPTE 292M and SMPTE
259M video applications. It supports signaling rates in the
range of 195 to 1500 Mbps per serial link. All four channels are
independent and can simultaneously operate at different
rates. Each channel accepts 10-bit parallel characters in an
Input Register and converts them to serial data. Figure 1 illus-
trates typical connections between independent video
co-processors and corresponding CYV15G0403TB Serializer
and CYV15G0404RB Reclocking Deserializer chips.
The CYV15G0403TB satisfies the SMPTE-259M and
SMPTE-292M compliance as per SMPTE EG34-1999 Patho-
logical Test Requirements.
As a second-generation HOTLink device, the
CYV15G0403TB extends the HOTLink family with enhanced
levels of integration and faster data rates, while maintaining
serial-link compatibility (data and BIST) with other HOTLink
devices. Each channel of the CYV15G0403TB Quad HOTLink
II device independently accepts scrambled 10-bit transmission
characters. These characters are serialized and output from
dual Positive ECL (PECL) compatible differential trans-
mission-line drivers at a bit-rate of either 10- or 20-times the
input reference clock for that channel.
Each channel contains an independent BIST pattern
generator. This BIST hardware allows at-speed testing of the
high-speed serial data paths in each transmit section of this
device, each receive section of a connected HOTLink II
device, and across the interconnecting links.
Figure 1. HOTLink II™ System Connections
Reclocked
Outputs
10
10
10
Independent
Channel
CYV15G0403TB
10
Serializer
Serial Links
Independent
10
Channel
CYV15G0404RB
Reclocking Deserializer
10
10
10
Reclocked
Outputs
Cypress Semiconductor Corporation
Document #: 38-02104 Rev. *C
• 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600
Revised May 2, 2007
[+] Feedback