M-8880 Datasheet, PDF (7/13 Pages) Clare, Inc. – M-8880 DTMF Transceiver

M-8880
Table 9 Status Register Description
BIT
Name
Status Flag Set
Status Flag Cleared
b0 IRQ
Interrupt has occurred. Bi tone (b1) and/or bit 2 (b2) Interrupt is inactive. Cleared after status register is
is set.
read.
b1 Transmit data register Pause duration has terminated and transmitter is
empty (burst mode only) ready for new data.
Cleared after status register is read or when not in
burst mode.
b2 Receive data register
full
Valid data is in the receive data register.
Cleared after status register is read.
b3 Delayed steering
Set on valid detection of the absence of a DTMF sig- Cleared on detection of a valid DTMF signal.
nal.
Table 10 Absolute Maximum Ratings
Parameter
Symbol
Value
Power supply voltage (V_DD - V_SS)
V_DD
+ 6.0 V max
Voltage on any pin
V_dc
V_SS -0.3 V to V_DD + 0.3 V
Current on any pin
I_DD
10 mA max
Operating temperature
T_A
-40°C to +85°C
Storage temperature
T_S
-65°C to +150°C
Note: Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.
Table 11 DC Characteristics
Parameter
Symbol
Min
Typ*
Max
Units
Operating supply voltage
Operating supply current
Power consumption
Inputs
V_DD
I_DD
P_O
4.75
—
—
5.0
5.25
V
10
15
mA
50
78.75
mW
High-level input voltage, OSC1
Low-level input voltage, OSC1
Input impedance (@ 1 kHz), IN+, IN-
Steering threshold voltage
V_IHO
3.5
—
—
V
V_ILO
—
—
1.5
V
R_IN
—
10
—
MΩ
V_TSt
2.2
2.3
2.5
V
Outputs
High-level output voltage (no load), OSC2
Low-level output voltage (no load), OSC2
Output leakage current (V_OH = 2.4V), IRQ
V_REF output voltage (no load)
V_REF output resistance
V_OHO
V_DD - 0.1V
—
—
V
V_OLO
—
—
0.1
V
I_OZ
—
1.0
10.0
µA
V_REF
2.4
—
2.7
V
R_OR
—
1.0
kΩ
Data Bus
Low-level input voltage
V_IL
—
—
0.8
V
High-level input voltage
V_IH
2.0
—
—
V
Low-level output voltage (I_OL = 1.6 mA)
V_OL
—
—
0.4
V
High-level output voltage (I_OH = 400 µA)
V_OH
2.4
—
—
V
Input leakage current (V_IN = 0.4 to 2.4 V)
I_IZ
—
—
10.0
µA
All voltages referenced to V_SS unless otherwise noted. V_DD = 5.0 V ± 5%; f_C = 3.579545 MHz; Τ_A = -40°C to +85°C, unless otherwise
noted. *Typical values are for use as design aids only, and are not guaranteed or subject to production testing.
40-406-00012, Rev. G
Page 7
www.clare.com