CS42438_07 Datasheet, PDF (45/61 Pages) Cirrus Logic – 108 dB, 192 kHz 6-In, 8-Out TDM CODEC

CS42438
Function:
When enabled, this bit allows the user to apply a single-ended input to the positive terminal of ADC2. A
+6 dB digital gain is automatically applied to the serial audio data of ADC2. The negative leg must be driv-
en to the common mode of the ADC. See Figure 21 on page 50 for a graphical description.
7.6.6
ADC3 Single-Ended Mode (ADC3 SINGLE)
Default = 0
0 - Disabled; Differential input to ADC
1 - Enabled; Single-Ended input to ADC
Function:
When disabled, this bit removes the 4:2 multiplexer from the signal path of ADC3 allowing a differential
input. When enabled, this bit allows the user to choose between four single-ended inputs to ADC3, using
the AIN5_MUX and AIN6_MUX bits. See Figure 12 on page 32 and Figure 21 on page 50 for graphical
descriptions.
7.6.7
Analog Input Ch. 5 Multiplexer (AIN5_MUX)
Default = 0
0 - Single-Ended Input AIN5A
1 - Single-Ended Input AIN5B
Function:
ADC3 can accept single-ended input signals when the ADC3 SINGLE bit is enabled. The AIN5_MUX bit
selects between two input channels (AIN5A or AIN5B) to be sent to ADC3 in Single-Ended Mode. This bit
is ignored when the ADC3_SINGLE bit is disabled. See Figure 12 on page 32 for a graphical description.
7.6.8
Analog Input Ch. 6 Multiplexer (AIN6_MUX)
Default = 0
0 - Single-Ended Input AIN6A
1 - Single-Ended Input AIN6B
Function:
ADC3 can accept a single-ended input signal when the ADC3 SINGLE bit is enabled. The AIN6_MUX bit
selects between two input channels (AIN6A or AIN6B) to be sent to ADC3 in Single-Ended Mode. This bit
is ignored when the ADC3_SINGLE bit is disabled. See Figure 12 on page 32 for a graphical description.
7.7 Transition Control (Address 06h)
7
6
DAC_SNGVOL DAC_SZC1
5
DAC_SZC0
4
AMUTE
3
2
1
MUTE ADC_SP ADC_SNGVOL ADC_SZC1
0
ADC_SZC0
7.7.1
Single Volume Control (DAC_SNGVOL, ADC_SNGVOL)
Default = 0
Function:
DS646F2
45