English
Language : 

CS42516_05 Datasheet, PDF (35/91 Pages) Cirrus Logic – 110 dB, 192 kHz 6-Ch Codec with S/PDIF Receiver
CS42516
4.6.4.3 OLM Config #3
This One Line Mode configuration #3 will support up to 6 channels of DAC data, 6 channels of ADC data and 2
channels of S/PDIF received data and will handle up to 20-bit samples at a sampling frequency of 48kHz on all
channels for both the DAC and ADC. The output data stream of the internal and external ADCs is configured to use
the CX_SDOUT output and run at the CODEC_SP clock speeds. One Line Mode #2, which supports 24-bit sam-
ples, is not supported by this configuration.
Register / Bit Settings
Functional Mode Register (addr = 03h)
Set CODEC_FMx = SAI_FMx = 00,01,10
Set ADC_SP SELx = 00
Interface Format Register (addr = 04h)
Set DIFx bits to proper serial format
Set ADC_OLx bits = 00,01
Set DAC_OLx bits = 00,01
Misc. Control Register (addr = 05h)
Set CODEC_SP M/S = 1
Set SAI_SP M/S = 0 or 1
Set EXT ADC SCLK = 1
Description
CX_LRCK must equal SAI_LRCK; sample rate conversion not supported
Configure ADC data to use CX_SDOUT and CODEC_SP Clocks. S/PDIF
data is supported on SAI_SDOUT
Select the digital interface format when not in one line mode
Select ADC operating mode, see table below for valid combinations
Select DAC operating mode, see table below for valid combinations
Set CODEC Serial Port to master mode.
Set Serial Audio Interface Port to master mode or slave mode.
Identify external ADC clock source as CODEC Serial Port.
CX_SDOUT= ADC Data
SAI_SDOUT=S/PDIF Data
Not One Line Mode
Not One-
Line Mode
CX_SCLK=64 Fs
CX_LRCK=SSM/DSM/QSM
SAI_SCLK=64 Fs
SAI_LRCK=CX_LRCK
ADC Mode
One-Line
Mode #1
CX_SCLK=128 Fs
CX_LRCK=SSM
SAI_SCLK=64 Fs
SAI_LRCK=CX_LRCK
One-Line
Mode #2
not valid
DAC Mode
One Line Mode #1
CX_SCLK=128 Fs
CX_LRCK=SSM
SAI_SCLK=64 Fs
SAI_LRCK=CX_LRCK
CX_SCLK=128 Fs
CX_LRCK=SSM
SAI_SCLK=64 Fs
SAI_LRCK=CX_LRCK
not valid
One Line Mode #2
not valid
not valid
not valid
LRCK
SCLK
MCLK
SDOUT1
SDOUT2
CS5361
CS5361
RMCK
ADCIN1
ADCIN2
64Fs
SAI_SCLK
SAI_LRCK
SPDIF Data
SAI_SDOUT
64Fs,128Fs
CX_SCLK
CX_LRCK
ADC Data
CX_SDOUT
CX_SDIN1
CX_SDIN2
CX_SDIN3
MCLK
SCLK_PORT1
LRCK_PORT1
SDIN_PORT1
SCLK_PORT2
LRCK_PORT2
SDIN_PORT2
SCLK_PORT3
LRCK_PORT3
SDOUT1_PORT3
SDOUT2_PORT3
SDOUT3_PORT3
CS42516
DIGITAL AUDIO
PROCESSOR
Figure 18. OLM Configuration #3
DS583F1
35