CS2200-OTP Datasheet, PDF (2/22 Pages) Cirrus Logic – Fractional-N Frequency Synthesizer

CS2200-OTP
TABLE OF CONTENTS
1. PIN DESCRIPTION ................................................................................................................................. 4
2. TYPICAL CONNECTION DIAGRAM ..................................................................................................... 5
3. CHARACTERISTICS AND SPECIFICATIONS ...................................................................................... 6
RECOMMENDED OPERATING CONDITIONS .................................................................................... 6
ABSOLUTE MAXIMUM RATINGS ........................................................................................................ 6
DC ELECTRICAL CHARACTERISTICS ................................................................................................ 6
AC ELECTRICAL CHARACTERISTICS ................................................................................................ 7
4. ARCHITECTURE OVERVIEW ............................................................................................................... 8
4.1 Delta-Sigma Fractional-N Frequency Synthesizer ........................................................................... 8
5. APPLICATIONS ..................................................................................................................................... 9
5.1 One Time Programmability .............................................................................................................. 9
5.2 Timing Reference Clock Input .......................................................................................................... 9
5.2.1 Internal Timing Reference Clock Divider ................................................................................. 9
5.2.2 Crystal Connections (XTI and XTO) ...................................................................................... 10
5.2.3 External Reference Clock (REF_CLK) .................................................................................. 10
5.3 Output to Input Frequency Ratio Configuration ............................................................................. 10
5.3.1 User Defined Ratio (RUD) ..................................................................................................... 10
5.3.2 Manual Ratio Modifier (R-Mod) ............................................................................................. 11
5.3.3 Effective Ratio (REFF) .......................................................................................................... 11
5.3.4 Ratio Configuration Summary ............................................................................................... 11
5.4 PLL Clock Output ........................................................................................................................... 12
5.5 Auxiliary Output .............................................................................................................................. 13
5.6 Mode Pin Functionality ................................................................................................................... 13
5.6.1 M1 and M0 Mode Pin Functionality ....................................................................................... 13
5.6.2 M2 Mode Pin Functionality .................................................................................................... 14
5.6.2.1 M2 Configured as Output Disable .............................................................................. 14
5.6.2.2 M2 Configured as R-Mod Enable .............................................................................. 14
5.6.2.3 M2 Configured as AuxOutSrc Override ..................................................................... 14
5.7 Clock Output Stability Considerations ............................................................................................ 15
5.7.1 Output Switching ................................................................................................................... 15
5.7.2 PLL Unlock Conditions .......................................................................................................... 15
6. PARAMETER DESCRIPTIONS ........................................................................................................... 16
6.1 Modal Configuration Sets ............................................................................................................... 16
6.1.1 R-Mod Selection (RModSel[1:0]) ........................................................................................... 16
6.1.2 Auxiliary Output Source Selection (AuxOutSrc[1:0]) ............................................................. 17
6.2 Ratio 0 - 3 ...................................................................................................................................... 17
6.3 Global Configuration Parameters ................................................................................................... 17
6.3.1 AUX PLL Lock Output Configuration (AuxLockCfg) .............................................................. 17
6.3.2 Reference Clock Input Divider (RefClkDiv[1:0]) .................................................................... 17
6.3.3 Enable PLL Clock Output on Unlock (ClkOutUnl) ................................................................. 18
6.3.4 M2 Pin Configuration (M2Config[2:0]) ................................................................................... 18
7. CALCULATING THE USER DEFINED RATIO .................................................................................... 19
7.1 12.20 Format .................................................................................................................................. 19
8. PROGRAMMING INFORMATION ........................................................................................................ 20
9. PACKAGE DIMENSIONS .................................................................................................................... 21
THERMAL CHARACTERISTICS ......................................................................................................... 21
10. ORDERING INFORMATION .............................................................................................................. 22
11. REVISION HISTORY .......................................................................................................................... 22
DS842PP1
2