English
Language : 

CS4330 Datasheet, PDF (16/38 Pages) Cirrus Logic – 8 Pin Stereo D/A Converter for Digital Audio
CS4330, CS4331, CS4333
Configuration Register
The CS4330, CS4331, CS4333 support multiple
2’s-complement data/clock formats. The required
format is governed by the contents of the Con-
figuration Register. The 5-bit register determines
which serial data format is acceptable, the fre-
quency of the Internal Serial Clock, on which
edge of SCLK audio data must be valid, and the
number of bits to be loaded into the input buffer.
On initial power-up, the register is loaded with
the default settings, and it is not necessary to
write to the register if this format is appropriate.
The default settings are shown in Figures 4-7.
The 8-bit code includes a 3-bit preamble to pre-
vent accidental access to the Configuration
Register. Each bit of the code is read on the fall-
ing edge of LRCK as shown in the Figures 21
and 22. The code 01000000 is considered to be
an error condition and is ignored. The configura-
tion routine requires that the SDATA pin is held
high, as shown in Figures 21 and 22, to prevent
accidental writing to the register. The Configura-
tion Register is only accessible prior to entering
the External Serial Clock Mode. For I2S mode,
the user must set B6 to 0, and B7 to 1.
Schematic & Layout Review Service
Confirm Optimum
Schematic & Layout
Before Building Your Board.
For Our Free Review Service
Call Applications Engineering.
Call: (512) 445-7222
B1 B2 B3 B4 B5 B6 B7 B8
B1 B2 B3
010
All other Codes
Configuration Access Code
Access Allowed
Access Denied
B4 B5
Internal SCLK Mode only
Sets Internal SCLK/LRCK Ratio *
00
SCLK/LRCK = 32
01
Reserved
10
SCLK/LRCK = 64
11
SCLK/LRCK = 128
* The Internal SCLK will be 48 Fs, if the
MCLK/LRCK ratio is 384×.
B4 B5
External SCLK Mode only
Selects Data Sampling edge of SCLK
10
Rising edge of SCLK
11
Falling edge of SCLK
B6
Left or Right Justified Data
in relation to LRCK transition
0
Left Justified
1
Right Justified
B7
I2S Data Format
0
Disabled
1
Enabled
B8
Sets the number of Bits
0
18 Bits
1
16 Bits
16
DS136F1