CS4364 Datasheet, PDF (35/50 Pages) Cirrus Logic – 103 dB, 192 kHz 6-Channel D/A Converter

CS4364
DIF3
1
1
1
1
1
X
DIF2
0
0
0
0
1
X
DIF1
0
0
1
1
0
X
DIF0
0
1
0
1
0
X
DESCRIPTION
One-line Mode 1, 24-bit Data
One-line Mode 2, 20-bit Data
Reserved
Reserved
TDM
All other combinations are Reserved
Table 7. Digital Interface Formats - PCM Mode
5.3.2
Functional Mode (FM)
Default = 11
00 - Single-Speed Mode (4 to 50 kHz sample rates)
01 - Double-Speed Mode (50 to 100 kHz sample rates)
10 - Quad-Speed Mode (100 to 200 kHz sample rates)
11 - Auto Speed Mode detect (32 kHz to 200 kHz sample rates)
Function:
Selects the required range of input sample rates or Auto Speed Mode.
Format
8
9
12
FIGURE
15
17
18
18
19
5.4 DSD Control (address 04h)
7
DSD_DIF2
0
6
DSD_DIF1
0
5
DSD_DIF0
0
4
DIR_DSD
0
3
2
1
0
STATIC_DSD INVALID_DSD DSD_PM_MD DSD_PM_EN
1
1
0
0
5.4.1
DSD Mode Digital Interface Format (DSD_DIF)
Default = 000 - Format 0 (64x oversampled DSD data with a 4x MCLK to DSD data rate)
Function:
The relationship between the oversampling ratio of the DSD audio data and the required Master clock to
DSD data rate is defined by the Digital Interface Format pins.
The DSD/PCM bit determines whether PCM or DSD mode is selected.
DIF2
DIF1
DIFO
DESCRIPTION
0
0
0
64x oversampled DSD data with a 4x MCLK to DSD data rate
0
0
1
64x oversampled DSD data with a 6x MCLK to DSD data rate
0
1
0
64x oversampled DSD data with a 8x MCLK to DSD data rate
0
1
1
64x oversampled DSD data with a 12x MCLK to DSD data rate
1
0
0
128x oversampled DSD data with a 2x MCLK to DSD data rate.
1
0
1
128x oversampled DSD data with a 3x MCLK to DSD data rate.
1
1
0
128x oversampled DSD data with a 4x MCLK to DSD data rate.
1
1
1
128x oversampled DSD data with a 6x MCLK to DSD data rate.
Table 8. Digital Interface Formats - DSD Mode
5.4.2 Direct DSD Conversion (DIR_DSD)
Function:
DS619A1
35