EP9315 Datasheet, PDF (31/64 Pages) Cirrus Logic – Enhanced Universal Platform System-on-Chip Processor

PCMCIA Write Cycle
Parameter
AD setup to signal transition time
Attribute access time
Attribute hold time
Attribute space pre-charge delay time
Common access time
Common hold time
Common space pre-charge delay time
I/O access time
I/O hold time
I/O space pre-charge delay time
MCDIR hold time
DATA invalid delay time
EP9315
Enhanced Universal Platform SOC Processor
Symbol
t_ADs
t_A
t_H
t_p
t_A
t_H
t_p
t_A
t_H
t_p
t_MCDh
t_DAfo
Min
0
[(AA + 1) × t_HCLK] - 14
[(HA + 1) × t_HCLK] - 3
(PA + 1) × t_HCLK
[(AC + 1) × t_HCLK] - 14
[(HC + 1) × t_HCLK] - 3
(PC + 1) × t_HCLK
[(AI + 1) × t_HCLK] - 14
[(HI + 1) × t_HCLK] - 3
(PI + 1) × t_HCLK
0
0
Typ
-
(AA + 1) × t_HCLK
(HA + 1) × t_HCLK
(PA + 1) × t_HCLK
(AC + 1) × t_HCLK
(HC + 1) × t_HCLK
(PC + 1) × t_HCLK
(AI + 1) × t_HCLK
(HI + 1) × t_HCLK
(PI + 1) × t_HCLK
-
-
Max
-
-
-
-
-
-
-
-
-
-
-
-
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t_ADs
AD
MCEHn/
MCELn/
MCREGn
t_p
t_A
MCWRn/
IOWRn
MCDIR
DA
(out)
MCWAITn (see Note 1)
Figure 18. PCMCIA Write Cycle Timing Measurement
Note: 1 - MCWAITn asserted will extend the MCWR / IOWR strobe time.
t_H
t_MCDh
t_DAfo
DS638PP4
©Copyright 2005 Cirrus Logic (All Rights Reserved)
31