CS4222 Datasheet, PDF (23/26 Pages) Cirrus Logic – 20-Bit Stereo Audio Codec with Volume Control

CS4222
Control Port Signals
SCL/CCLK - Serial Control Interface Clock, Pin 10.
SCL/CCLK is the serial control interface clock and is used to clock control bits into and out of
the CS4222 This pin should be tied to DGND in stand-alone mode.
AD0/CS - Address Bit/Control Port Chip Select, Pin 12.
In I²C® mode, AD0 is a chip address bit. In SPI mode, CS is used to enable the control port
interface on the CS4222. The CS4222 will enter SPI mode if a negative transition is ever seen
on this pin after power up. This pin should be tied to DGND in stand-alone mode.
SDA/CDIN - Serial Control Data In, Pin 11.
SDA/CDIN is the input data line for the control port interface. This pin should be tied to
DGND in stand-alone mode.
Miscellaneous Pins
RST - Reset, Pin 27.
When low, the CS4222 enters a low power mode and all internal states are reset, including the
control port. When high, the control port becomes operational and normal operation will occur.
NC - No Connect, Pins 1, 14, 15 and 28
These pins are not connected internally and should be tied to DGND to minimize noise
coupling.
PARAMETER DEFINITIONS
Dynamic Range
The ratio of the full scale rms value of the signal to the rms sum of all other spectral
components over the specified bandwidth. Dynamic range is a signal-to-noise measurement
over the specified bandwidth made with a -60dBFS signal. 60dB is then added to the resulting
measurement to refer the measurement to full scale. This technique ensures that the distortion
components are below the noise level and do not affect the measurement. This measurement
technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic
Industries Association of Japan, EIAJ CP-307.
Total Harmonic Distortion + Noise
The ratio of the rms value of the signal to the rms sum of all other spectral components over
the specified bandwidth (typically 20Hz to 20kHz), including distortion components. Expressed
in decibels. ADCs are measured at -1 dBFS as suggested in AES17-1991 Annex A and DACs
are measured at 0 dBFS.
DS236PP3
23