EPF10K50RC240-3 Datasheet, PDF (9/128 Pages) Altera Corporation – Embedded Programmable Logic Device Family

FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Figure 1. FLEX 10K Device Block Diagram
Embedded Array Block (EAB)
I/O Element
(IOE)
IOE IOE IOE IOE IOE IOE IOE IOE IOE IOE
IOE
IOE
Column
Interconnect
IOE
IOE
Row
Interconnect
Logic
Array
IOE
IOE
Logic Array
EAB
Logic Array
Block (LAB)
IOE
IOE
Logic Element (LE)
EAB
Local Interconnect
IOE IOE IOE IOE IOE IOE IOE IOE IOE IOE
Embedded Array
FLEX 10K devices provide six dedicated inputs that drive the flipflops’
control inputs to ensure the efficient distribution of high-speed, low-skew
(less than 1.5 ns) control signals. These signals use dedicated routing
channels that provide shorter delays and lower skews than the FastTrack
Interconnect. Four of the dedicated inputs drive four global signals. These
four global signals can also be driven by internal logic, providing an ideal
solution for a clock divider or an internally generated asynchronous clear
signal that clears many registers in the device.
Embedded Array Block
The EAB is a flexible block of RAM with registers on the input and output
ports, and is used to implement common gate array megafunctions. The
EAB is also suitable for functions such as multipliers, vector scalars, and
error correction circuits, because it is large and flexible. These functions
can be combined in applications such as digital filters and
microcontrollers.
Altera Corporation
9