|
EP1S10 Datasheet, PDF (89/290 Pages) Altera Corporation – Stratix Device Family Data Sheet | |||
|
◁ |
Figure 2â35. Simple Multiplier Mode
signa (1)
signb (1)
aclr
clock
ena
shiftin B shiftin A
Stratix Architecture
Data A
Data B
DQ
ENA
CLRN
DQ
ENA
CLRN
DQ
ENA
CLRN
DQ
ENA
CLRN
Data Out
shiftout B shiftout A
Note to Figure 2â35:
(1) These signals are not registered or registered once to match the data path pipeline.
DSP blocks can also implement one 36 Ã 36-bit multiplier in multiplier
mode. DSP blocks use four 18 Ã 18-bit multipliers combined with
dedicated adder and internal shift circuitry to achieve 36-bit
multiplication. The input shift register feature is not available for the
36 Ã 36-bit multiplier. In 36 Ã 36-bit mode, the device can use the register
that is normally a multiplier-result-output register as a pipeline stage for
the 36 Ã 36-bit multiplier. Figure 2â36 shows the 36 Ã 36-bit multiply
mode.
Altera Corporation
July 2005
2â65
Stratix Device Handbook, Volume 1
|
▷ |