English
Language : 

AK4116 Datasheet, PDF (24/36 Pages) Asahi Kasei Microsystems – LOW POWER 48KHZ DIGITAL AUDIO RECEIVER
ASAHI KASEI
[AK4116]
„ Register Map
Addr
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0AH
0BH
0CH
0DH
0EH
0FH
10H
11H
12H
13H
14H
15H
16H
17H
18H
19H
1AH
Register Name
Power Down Control
Clock Control
Input/Output Control
INT0 MASK
INT1 MASK
Receiver status 0
Receiver status 1
Receiver status 2
RX Channel Status Byte 0
RX Channel Status Byte 1
RX Channel Status Byte 2
RX Channel Status Byte 3
RX Channel Status Byte 4
Burst Preamble Pc Byte 0
Burst Preamble Pc Byte 1
Burst Preamble Pd Byte 0
Burst Preamble Pd Byte 1
Q-subcode Address / Control
Q-subcode Track
Q-subcode Index
Q-subcode Minute
Q-subcode Second
Q-subcode Frame
Q-subcode Zero
Q-subcode ABS Minute
Q-subcode ABS Second
Q-subcode ABS Frame
D7
0
1
0
MULK0
MULK1
UNLCK
0
0
CR7
CR15
CR23
CR31
CR39
PC7
PC15
PD7
PD15
Q9
Q17
Q25
Q33
Q41
Q49
Q57
Q65
Q73
Q81
D6
0
0
0
MPAR0
MPAR1
PAR
DTSCD
0
CR6
CR14
CR22
CR30
CR38
PC6
PC14
PD6
PD14
Q8
Q16
Q24
Q32
Q40
Q48
Q56
Q64
Q72
Q80
D5
0
1
CS12
MAUT0
MAUT1
AUTO
NPCM
0
CR5
CR13
CR21
CR29
CR37
PC5
PC13
PD5
PD13
Q7
Q15
Q23
Q31
Q39
Q47
Q55
Q63
Q71
Q79
D4
EXCK
DIV
EFH1
MV0
MV1
V
PEM
0
CR4
CR12
CR20
CR28
CR36
PC4
PC12
PD4
PD12
Q6
Q14
Q22
Q30
Q38
Q46
Q54
Q62
Q70
Q78
D3
D2
XTL1 XTL0
XCKS1 XCKS0
EFH0 DIF2
MAUD0 MSTC0
MAUD1 MSTC1
AUDION STC
FS3
FS2
0
0
CR3
CR2
CR11 CR10
CR19 CR18
CR27 CR26
CR35 CR34
PC3
PC2
PC11 PC10
PD3
PD2
PD11 PD10
Q5
Q4
Q13
Q12
Q21
Q20
Q29
Q28
Q37
Q36
Q45
Q44
Q53
Q52
Q61
Q60
Q69
Q68
Q77
Q76
D1
PWN
CM1
DIF1
MCIT0
MCIT1
CINT
FS1
CCRC
CR1
CR9
CR17
CR25
CR33
PC1
PC9
PD1
PD9
Q3
Q11
Q19
Q27
Q35
Q43
Q51
Q59
Q67
Q75
D0
RSTN
CM0
DIF0
MQIT0
MQIT1
QINT
FS0
QCRC
CR0
CR8
CR16
CR24
CR32
PC0
PC8
PD0
PD8
Q2
Q10
Q18
Q26
Q34
Q42
Q50
Q58
Q66
Q74
Note: When PDN pin goes to “L”, the registers are initialized to their default values.
When RSTN bit goes to “0”, the internal timing is reset and all registers except RSTN, PWN, XTL1-0 and EXCK
bits are initialized to their default values.
All data can be written to the registers even if PWN bit is “0”.
MS0156-E-02
- 24 -
2004/04