English
Language : 

AK7736BVQ Datasheet, PDF (11/22 Pages) HuaXinAn Electronics CO.,LTD – Audio/HF DSP
[AK7736B]
9. Digital Filter Characteristics
■ SRC Block
(Ta= -40°C to 85°C, VDD=3.0 to 3.6V, TVDD=1.7 to 3.6V, VSS =0V)
Parameter
Symbol
min
typ
max
Unit
Passband -0.01dB
0.980≤FSO/FSI≤6.000
PB
0
0.4583FSI kHz
0.900≤FSO/FSI<0.990 PB
0
0.4167FSI kHz
0.533≤FSO/FSI<0.909 PB
0
0.2182FSI kHz
0.490≤FSO/FSI<0.539 PB
0
0.2177FSI kHz
0.450≤FSO/FSI<0.495 PB
0
0.1948FSI kHz
0.225≤FSO/FSI<0.455 PB
0
0.1312FSI kHz
Passband -0.50dB
0.167≤FSO/FSI<0.227 PB
0
0.0658FSI kHz
Stopband
0.980≤FSO/FSI≤6.000
SB 0.5417FSI
kHz
0.900≤FSO/FSI<0.990 SB 0.5021FSI
kHz
0.533≤FSO/FSI<0.909 SB 0.2974FSI
kHz
0.490≤FSO/FSI<0.539 SB 0.2812FSI
kHz
0.450≤FSO/FSI<0.495 SB 0.2604FSI
kHz
0.225≤FSO/FSI<0.455 SB 0.1802FSI
kHz
0.167≤FSO/FSI<0.227 SB 0.0970FSI
kHz
Passband Ripple
0.225≤FSO/FSI≤6.000
PR
±0.01
dB
0.167≤FSO/FSI<0.227 PR
±0.50
dB
Stopband Attenuation 0.450≤FSO/FSI≤6.000
SA
95.2
dB
0.167≤FSO/FSI<0.455 SA
90.0
dB
Group Delay
(Tsi=1/fsi,Tso=1/fso)
GD
54Tsi + 9Tso
Tsi,Tso
(Note 12)
67H
Note 12. This delay is the a period from the rising edge of LRCLKI3, just after the data is input, to the rising
edge of LRCLKO, just before the data is output, when there is no phase difference between Input
and Output signals.
■ FSCONV Block
(Ta= -40°C to 85°C, VDD=3.0 to 3.6V, TVDD=1.7 to 3.6V, VSS =0V)
Parameter
Symbol min
typ
max
Unit
Passband -0.01dB 0.167≤FSO/FSI≤0.363 PB
0
0.1814FSI kHz
Stopband
0.167≤FSO/FSI≤0.363 SB 0.8185FSI
kHz
Passband Ripple
0.167≤FSO/FSI≤0.363 PR
±0.005 dB
Stopband Attenuation 0.167≤FSO/FSI≤0.363 SA
94.0
dB
Group Delay
(Tsi=1/fsi,Tso=1/fso)
GD
8Tsi + 1Tso
Tsi,Tso
(Note 13)
68H
Note 6. Input signal frequency bandwidth of FSCONV must be attenuated more than 4kHz when the output
69H
sampling rate is 8kHz, or must be attenuated more than 8kHz when the output sampling rate is
16kHz.
Note 13. This delay is the a period from the rising edge of LRCLKI2, just after the data is input, to the rising
edge of LRCLKO, just before the data is output, when there is no phase difference between Input
and Output signals.
MS1562-E-00-PB
- 11 -
2013/10