ADSP-BF561_06 Datasheet, PDF(16/60 Page) Analog Devices – Blackfin Embedded Symmetric Multiprocessor

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

ADSP-BF561_06 Datasheet, PDF (16/60 Pages) Analog Devices – Blackfin Embedded Symmetric Multiprocessor

◁

ADSP-BF561

VCSE is Analog Devicesâ technology for creating, using, and

reusing software components (independent modules of sub-

stantial functionality) to quickly and reliably assemble software

applications. Components can be downloaded from the Web

and dropped into the application. Component archives can be

published from within VisualDSP++. VCSE supports compo-

nent implementation in C/C++ or assembly language.

The Expert Linker can be used to visually manipulate the place-

ment of code and data in the embedded system. Memory

utilization can be viewed in a color-coded graphical form. Code

and data can be easily moved to different areas of the processor

or external memory with the drag of the mouse. Runtime stack

and heap usage can be examined. The Expert Linker is fully

compatible with existing Linker Definition File (LDF), allowing

the developer to move between the graphical and textual

environments.

Analog Devices emulators use the IEEE 1149.1 JTAG test access

port of the ADSP-BF561 to monitor and control the target

board processor during emulation. The emulator provides full-

speed emulation, allowing inspection and modification of mem-

ory, registers, and processor stacks. Nonintrusive in-circuit

emulation is assured by the use of the processorâs JTAG inter-

faceâthe emulator does not affect the loading or timing of the

target system.

In addition to the software and hardware development tools

available from Analog Devices, third parties provide a wide

range of tools supporting the Blackfin processor family. Third

party software tools include DSP libraries, real-time operating

systems, and block diagram design tools.

EZ-KIT Lite Evaluation Board

For evaluation of ADSP-BF561 processors, use the

ADSP-BF561 EZ-KIT LiteÂ® board available from Analog

Devices. Order part number ADDS-BF561-EZLITE. The board

comes with on-chip emulation capabilities and is equipped to

enable software development. Multiple daughter cards are

available.

DESIGNING AN EMULATOR-COMPATIBLE

PROCESSOR BOARD (TARGET)

The Analog Devices family of emulators are tools that every sys-

tem developer needs to test and debug hardware and software

systems. Analog Devices has supplied an IEEE 1149.1 JTAG

Test Access Port (TAP) on the ADSP-BF561. The emulator uses

the TAP to access the internal features of the processor, allow-

ing the developer to load code, set breakpoints, observe

variables, observe memory, and examine registers. The proces-

sor must be halted to send data and commands, but once an

operation has been completed by the emulator, the processor is

set running at full speed with no impact on system timing.

To use these emulators, the target board must include a header

that connects the processorâs JTAG port to the emulator.

For details on target board design issues, including mechanical

layout, single processor connections, multiprocessor scan

chains, signal buffering, signal termination, and emulator pod

logic, see EE-68: Analog Devices JTAG Emulation Technical

Reference on the Analog Devices website (www.analog.com)â

use site search on âEE-68.â This document is updated regularly

to keep pace with improvements to emulator support.