EVAL-AD1955EB Datasheet, PDF (15/24 Pages) Analog Devices – High Performance Multibit
- DAC with SACD Playback

AD1955
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LEFT CHANNEL
RIGHT CHANNEL
MSB
LSB
MSB
I²S MODE –16 TO 24 BITS PER CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
MSB
LSB
MSB
RIGHT-JUSTIFIED MODE – SELECT NUMBER OF BITS PER CHANNEL
LSB
LSB
MSB
MSB
LSB
DSP MODE – 16 TO 24 BITS PER CHANNEL
LRCLK
BCLK
SDATA
MSB
LEFT CHANNEL
RIGHT CHANNEL
LSB
MSB
LSB
LEFT-JUSTIFIED MODE – 16 TO 24 BITS PER CHANNEL
1/f_S
NOTES
1. DSP MODE DOES NOT IDENTIFY CHANNEL.
2. LRCLK NORMALLY OPERATES AT f_S EXCEPT FOR DSP MODE, WHICH IS 2 ؋ f_S.
3. BCLK FREQUENCY IS NORMALLY 64 ؋ LRCLK BUT MAY BE OPERATED IN BURST MODE.
Figure 1. Supported Serial Data Formats
BCLK
L/RCLK
t_DBH
t_DBL
t_DLS
t_DBP
SDATA
LEFT-JUSTIFIED
MODE
SDATA
I²S-JUSTIFIED
MODE
SDATA
RIGHT-JUSTIFIED
MODE
t_DDS
MSB
t_DDH
MSB-1
t_DDS
MSB
t_DDH
8-BIT CLOCKS
(24-BIT DATA)
t_DDS
MSB
t_DDH
12-BIT CLOCKS
(20-BIT DATA)
16-BIT CLOCKS
(16-BIT DATA)
Figure 2. Serial Data Port Timing
t_DDS
LSB
t_DDH
REV. 0
–15–