AD9600ABCPZ-150 Datasheet, PDF (1/72 Pages) Analog Devices – 10-Bit, 105 MSPS/125 MSPS/150 MSPS

10-Bit, 105 MSPS/125 MSPS/150 MSPS,
1.8 V Dual Analog-to-Digital Converter
AD9600
FEATURES
SNR = 60.6 dBc (61.6 dBFS) to 70 MHz at 150 MSPS
SFDR = 81 dBc to 70 MHz at 150 MSPS
Low power: 825 mW at 150 MSPS
1.8 V analog supply operation
1.8 V to 3.3 V CMOS output supply or 1.8 V LVDS supply
Integer 1 to 8 input clock divider
Intermediate frequency (IF) sampling frequencies up to 450 MHz
Internal analog-to-digital converter (ADC) voltage reference
Integrated ADC sample-and-hold inputs
Flexible analog input: 1 V p-p to 2 V p-p range
Differential analog inputs with 650 MHz bandwidth
ADC clock duty cycle stabilizer
95 dB channel isolation/crosstalk
Serial port control
User-configurable built-in self-test (BIST) capability
Energy-saving power-down modes
Integrated receive features
Fast detect/threshold bits
Composite signal monitor
APPLICATIONS
Point-to-point radio receivers (GPSK, QAM)
Diversity radio systems
I/Q demodulation systems
Smart antenna systems
Digital predistortion
General-purpose software radios
Broadband data applications
Data acquisition
Nondestructive testing
PRODUCT HIGHLIGHTS
1. Integrated dual, 10-bit, 150 MSPS/125 MSPS/105 MSPS ADC.
2. Fast overrange detect and signal monitor with serial output.
3. Signal monitor block with dedicated serial output mode.
4. Proprietary differential input maintains excellent SNR
performance for input frequencies up to 450 MHz.
5. The AD9600 operates from a single 1.8 V supply and
features a separate digital output driver supply to
accommodate 1.8 V to 3.3 V logic families.
6. A standard serial port interface supports various product
features and functions, such as data formatting (offset
binary, twos complement, or gray coding), enabling the
clock DCS, power-down mode, and voltage reference mode.
7. The AD9600 is pin compatible with the AD9627-11, AD9627,
and AD9640, allowing a simple migration from 10 bits to
11 bits, 12 bits, or 14 bits.
FUNCTIONAL BLOCK DIAGRAM
AVDD DVDD
FD[0:3]A
SDIO/ SCLK/
DCS DFS CSB DRVDD
FD BITS/THRESHOLD
SPI
AD9600
DETECT
VIN + A
VIN – A
VREF
SENSE
CML
VIN – B
VIN + B
SHA
ADC
PROGRAMMING DATA
–+
REFERENCE
SELECT
SIGNAL
MONITOR
DIVIDE 1
TO 8
DUTY CYCLE
DCO
STABLIZER GENERATION
SHA
ADC
SERIAL MONITOR
DATA
MULTICHIP FD BITS/THRESHOLD SERIAL MONITOR
SYNC
DETECT
INTERFACE
D9A
D0A
CLK+
CLK–
DCOA
DCOB
D9B
D0B
AGND SYNC
FD[0:3]B
SMI SMI SMI
SDFS SCLK/ SDO/
PDWN OEB
NOTES
1. PIN NAMES ARE FOR THE CMOS PIN CONFIGURATION ONLY;
SEE FIGURE 7 FOR LVDS PIN NAMES.
Figure 1.
DRGND
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: [phone]
www.analog.com
Fax: [phone] ©2007–2009 Analog Devices, Inc. All rights reserved.