RT3PE3000L-1FG484B Datasheet, PDF (85/144 Pages) Actel Corporation – Radiation-Tolerant ProASIC3 Low-Power Space- Flight Flash FPGAs

Radiation-Tolerant ProASIC3 DC and Switching Characteristics
Table 2-120 • Input DDR Propagation Delays
Military-Case Conditions: T_J = 125°C, V_CC = 1.425 V
Parameter
Description
–1 Std. Units
t_DDRICLKQ1
Clock-to-Out Out_QR for Input DDR
0.29 0.34 ns
t_DDRICLKQ2
Clock-to-Out Out_QF for Input DDR
0.41 0.48 ns
t_DDRISUD1
Data Setup for Input DDR (fall)
0.30 0.35 ns
t_DDRISUD2
Data Setup for Input DDR (rise)
0.26 0.31 ns
t_DDRIHD1
Data Hold for Input DDR (fall)
0.00 0.00 ns
t_DDRIHD2
Data Hold for Input DDR (rise)
0.00 0.00 ns
t_DDRICLR2Q1
Asynchronous Clear-to-Out Out_QR for Input DDR
0.49 0.58 ns
t_DDRICLR2Q2
Asynchronous Clear-to-Out Out_QF for Input DDR
0.60 0.71 ns
t_DDRIREMCLR
Asynchronous Clear Removal Time for Input DDR
0.00 0.00 ns
t_DDRIRECCLR
Asynchronous Clear Recovery Time for Input DDR
0.24 0.28 ns
t_DDRIWCLR
Asynchronous Clear Minimum Pulse Width for Input DDR
0.19 0.22 ns
t_DDRICKMPWH Clock Minimum Pulse Width HIGH for Input DDR
0.31 0.36 ns
t_DDRICKMPWL
Clock Minimum Pulse Width LOW for Input DDR
0.28 0.32 ns
F_DDRIMAX
Maximum Frequency for Input DDR
TBD TBD MHz
Note: For specific junction temperature and voltage supply levels, refer to Table 2-5 on page 2-8 for derating
values.
Advance v0.1
2 - 73