1553BBC-XX Datasheet, PDF (19/30 Pages) Actel Corporation – Core1553BBC MIL-STD-1553B Bus Controller

Core1553BBC MIL-STD-1553B Bus Controller
Error Conditions
Core1553BBC monitors bus errors and in most cases will perform automatic retry operations if recovery is possible
(Table 18).
Table 18 • Error Conditions
Error Condition
Group
Error
Action
Signaling
1553B signaling error, parity, Manchester error, too Message is retried
many or to few words, or incorrect SYNC type
1553B Loopback Failure. Can occur if an RT responds Message is retried
late, causing the RT response and following command Loopback bit set in BC status
word to corrupt each other on the bus
BC continues to process messages
Transmitter Overrun. Internal timer detects the BC has BC controller aborts and asserts the transmitter
transmitted for greater than 688µs.
shutdown interrupt
Memory
Memory Access Failure
BC controller aborts and asserts the memory failure
interrupt
Stack Overflow or Underflow
BC controller aborts and asserts the stack overflow
interrupt
Status Word
Terminal Flag in SW
Sub-system Flag in SW
Service Request Flag in SW
Broadcast bit is SW
Unexpected bit in 1553B status bit set in the TSW.
Message is not retried.
Busy Flag in SW
Message Error bit in SW
Message is retried
Other SW bit
Message is retried
RT Response
No or Late Response
Message is retried
Miscellaneous
Corrupt Instruction List
BC controller aborts and asserts the corrupt instruction
Illegal OPCODE
list interrupt.
Message block MSGCMD message type bits [3:0]
mismatch the provided command word
Retry Fails
Retries do not correct the error
Message Okay bit in TSW not set
CPU Interface
Start or second asynchronous message command issued Command is ignored and an illegal command interrupt
while an asynchronous message is active
is generated.
Loop Back Tests
The Core1553BBC performs loopback testing on all of its
transmissions; the transmit data is fed back into the
receiver and each transmitted word is compared to the
original. If an error is detected, the transmitter
shutdown bit is set in the BC status register.
Message Sequence Control
Core1553BBC message sequence control enables it to
automatically sequence messages without CPU
intervention. It supports conditional jumps and sub-
routine calls as well as time control functions.
All instructions make use of the condition codes. The
condition codes cover error conditions, 1553B status
word values, and an external input. Core1553BBC
supports CALL and RETURN instructions with the aid of a
stack that allows for 255 return addresses to be stored.
The stack occupies the top 256 words of memory.
To support message timing and minor/major frame
timing, Core1553BBC has a built-in real-time clock (16-
bit) and timer (8-bit) that can be used to synchronize
message timing. The real time clock and timer have a
programmable resolution of 1µs, 4µs, 8µs, or 32µs.
Messages can be programmed to be sent at an absolute
time or relative to the end of the previous message.
v4.0
19