 English |
|
|
|
|
|
|
|
| THS6182_08 Datasheet, PDF (5/35 Pages) Texas Instruments – LOW-POWER DISSIPATION ADSL LINE DRIVER | |||
| |||
| ◁ |
THS6182
www.ti.com
SLLS544H â SEPTEMBER 2002 â REVISED JUNE 2007
ELECTRICAL CHARACTERISTICS (continued)
over recommended operating free-air temperature range, TA = 25°C, VCC = ±12 V, RF = 2 kâ¦,
Gain = +5, IADJ = Bias1 = Bias2 = 0 V, RL = 50 ⦠(unless otherwise noted)
PARAMETER
TEST CONDITIONS
DC PERFORMANCE
Input offset voltage
VOS
Differential offset voltage
Offset drift
-Input bias current
IIB
+Input bias current
ZOL
Open loop transimpedance
INPUT CHARACTERISTICS
VCC = ±5 V, ±12 V, ±15 V
VCC = ±5 V, ±12 V, ±15 V
RL = 1 kâ¦, VCC = ±12 V, ±15 V
TA = 25°C
TA = full range
TA = 25°C
TA = full range
TA = full range
TA = 25°C
TA = full range
TA = 25°C
TA = full range
VICR
Input common-mode voltage range
CMRR Common-mode rejection ratio
RI
Input resistance
VCC = ±5 V
VCC = ±12 V
VCC = ±15 V
VCC = ±5 V, ±12 V, ±15 V
+Input
-Input
TA = 25°C
TA = full range
TA = 25°C
TA = full range
TA = 25°C
TA = full range
TA = 25°C
TA = full range
Ci
Input capacitance
LOGIC CONTROL CHARACTERISTICS
VIH
Bias pin voltage for logic 1
VIL
Bias pin voltage for logic 0
IIH
Bias pin current for logic 1
IIL
Bias pin current for logic 0
Transition time, logic 0 to logic 1(4)
Relative to GND pin voltage
VIH = 3.3 V, GND = 0 V
VIL = 0.5 V, GND = 0 V
Transition time, logic 1 to logic 0(4)
MIN TYP MAX UNIT
1 20
25
mV
0.5 10
15
50
µV/°C
8 15
20
µA
8 15
20
900
kâ¦
±2.7 ±3
V
±2.6
±9.5 ±9.8
V
±±9.3
±12.4 ±12.7
V
±12.1
48 54
dB
44
800
kâ¦
30
â¦
1.7
pF
2
V
0.8
4 30 µA
1 10 µA
1
µs
1
µs
(4) Transition time is defined as the time from when the logic signal is applied to the time when the supply current has reached half its final
value.
LOGIC TABLE(1)(2)
BIAS-1
0
1
0
1
BIAS-2
0
0
1
1
FUNCTION
Full bias mode
Mid bias mode
Low bias mode
Shutdown mode
DESCRIPTION
Amplifiers ON with lowest distortion possible (default state)
Amplifiers ON with power savings with a reduction in distortion performance
Amplifiers ON with enhanced power savings and a reduction of distortion performance
Amplifiers OFF and output has high impedance
(1) The default state for all logic pins is a logic zero (0).
(2) The GND pin useable range is from VCC- to (VCC+ - 4 V).
Submit Documentation Feedback
5
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese