ZL50011_06 Datasheet, PDF (25/83 Pages) Zarlink Semiconductor Inc – Flexible 512 Channel DX with on-chip DPLL

ZL50011
Data Sheet
2.3.5 Output Bit Delay Programming
This feature is used to delay the output data bit of individual output streams with respect to the output frame
boundary. Each output stream can have its own bit delay value.
By default, all output streams have zero bit delay such that Bit 7 is the first bit that appears after the output frame
boundary (see Figure 18 on page 25). Different output bit delay can be set by programming Bit 2 to 4 in the Stream
Output Offset Registers. The output bit delay can vary from 0 to 7 bits.
FPo
SToX
Bit Delay = 0
(Default)
SToX
Bit Delay = 1
Last Channel
3
2
1
0
7
Last Channel
43210
Ch0
6
5
43
2
1
0
7
Bit Delay = 1
Ch0
7 6 5 43 2 1 0
Ch1
654
Ch1
765
Note: X = 0 to 15
Output Frame Boundary
Note: Last Channel = 31, 63, 127 for 2.048 Mbps, 4.096 Mbps and 8.192 Mbps mode respectively
Figure 18 - Output Bit Delay Timing Diagram
2.3.6 Fractional Output Bit Advancement Programming
In addition to the output bit delay, the device is also capable of performing fractional output bit advancement. This
feature offers a better resolution for the output bit delay adjustment. The fractional output bit advancement is useful
in compensating for various parasitic loadings on the serial data output pins.
By default, all output streams have zero fractional bit advancement such that Bit 7 is the first bit that appears after
the output frame boundary as shown in Figure 19. The fractional output bit advancement is enabled by Bit 0 to 1 in
the Stream Output Offset Registers. The fractional bit advancement can vary from 0, 1/4, 1/2 or 3/4 bit.
FPo
SToY
Fractional Bit Adv. = 0
(Default)
SToY
Fractional Bit Adv. = 1/4 bit
Note: Y = 0 to 15
Bit 1
Last Channel
Bit 0
Fractional Bit Advancement = 1/4 bit
Last Channel
Bit 1
Bit 0
Bit 7
Ch0
Bit 6
Ch0
Bit 7
Bit 6
Output Frame Boundary
Note: Last Channel = 31, 63, 127 for 2.048 Mbps, 4.096 Mbps and 8.192 Mbps mode respectively
Figure 19 - Fractional Output Bit Advancement Timing Diagram
25
Zarlink Semiconductor Inc.