English
Language : 

YSS915 Datasheet, PDF (9/32 Pages) YAMAHA CORPORATION – Karaoke Processor 2 for Video disc player
YSS915
Format4
This format is used to interface with the A/D converter which outputs data MSB justified.
Connect BCO pin of this LSI to the bit clock input pin of the A/D converter, L/R pin to LR clock input pin of the
converter, and DI pin to data output pin of the converter.
BCO outputs 64 fs without regarding to the value of DAR[3:2].
Keep the pins BCI and SDSY open.
The format 4 is as described below.
BCO
L/R
01
31 0 1
M SB
DI
DO(16bit )
DO(18bit )
DO(20bit )
DO(24bit )
L SB
M SB
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Lch
L SB
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Rc h
-4) Length of data word of the digital audio signal can be set by the DAR register ($04) to 16, 18, 20 or 24 bits (only in
KP2V extended mode). When the data word is 24 bit long, only upper 20 bits are used for processing internal signal.
Length of
inputted word
DAR
[5:4]
Length of
outputted word
DAR
[1:0]
16bit
0
16bit
0
18bit
1
18bit
1
20bit
2
20bit
2
24bit
3
24bit
3
Note ; In KP2 standard mode, both of the input and output word lengths are only 16 bits.
-5) The through-mode can be selected by using DAR register ($04) (only in KP2V extended mode).
In the through-mode ;
BCI input signal is passed to the BCO output, being inverted.
SDSY input signal is passed to the L/R output, being delayed by 2.5 clocks of BCI.
DI input signal is passed to the DO output, being delayed by 2.5 clocks of BCI.
When the sampling frequency is in the range from 64 kHz to 96 kHz, the input signal can be passed through this
LSI without deteriorating, for example, the 24 bit data accuracy at the sampling frequency of 96 kHz.
The through-mode is enabled when the value of DAR[bit3:2] is “01”, “10” or 11”.
9