X9119 Datasheet, PDF (7/22 Pages) Xilinx, Inc – Single Digitally-Controlled (XDCP ™ ) Potentiometer

X9119 – Preliminary Information
Instruction and Register Description
DEVICE ADDRESSING: IDENTIFICATION BYTE (ID AND A)
Following a start condition the master must output the
address of the slave it is accessing. The most
significant four bits of the slave address are the device
type identifier. The ID[3:0] bits is the device id for the
X9119; this is fixed as 0101[B] (refer to Table 1).
The A2–A0 bits in the ID byte is the internal slave
address. The physical device address is defined by the
state of the A2–A0 input pins. The slave address is
externally specified by the user. The X9119 compares
the serial data stream with the address input state; a
successful compare of both address bits is required for
the X9119 to successfully continue the command
sequence. Only the device which slave address
Table 1. Identification Byte Format
Device Type
Identifies
ID3
ID2
ID1
ID0
0
1
0
1
(MSB)
matches the incoming device address sent by the
master executes the instruction. The A2–A0 inputs can
be actively driven by CMOS input signals or tied to V_CC
or V_SS. The R/W bit is the LSB and is be used to
program the device for read or write operations.
INSTRUCTION BYTE AND REGISTER SELECTION
The next byte sent to the X9119 contains the
instruction and register pointer information. The three
most significant bits are used provide the instruction
opcode (IOP[2:0]). The RB and RA bits point to one of
the four registers. The format is shown below in
Table 2.
Table 3 provides a complete summary of the
instruction set opcodes.
Internal Slave
Address
A2
A1
A0
Read or
Write Bit
R/W
(LSB)
Table 2. Instruction Byte Format
Instruction
Opcode
Register
Selection
I2
I1
I0
0
RB
RA
0
0
(MSB)
(LSB)
Register Selected
RB
RA
DR0
0
0
DR1
0
1
DR2
1
0
DR3
1
1
REV 1.1.11 3/12/02
www.xicor.com
Characteristics subject to change without notice. 7 of 22