EN005 Datasheet, PDF (4/4 Pages) Xilinx, Inc – Virtex-4 XC4VFX12CES Errata

R
Virtex-4 XC4VFX12CES Errata
Additional Questions or Clarifications
All other device functionality and timing meet the data sheet specifications.
For additional questions regarding these errata, please contact your Xilinx Technical Support:
http://www.xilinx.com/support/clearexpress/websupport.htm or your Xilinx Sales Representative:
http://www.xilinx.com/company/contact.htm.
Obtaining the Most Recent Errata Version
If this document is printed or saved locally in electronic form, check for the most recent release, available to registered users
on the Xilinx website at: http://www.xilinx.com/xlnx/xweb/xil_publications_index.jsp?category=Errata.
To receive an e-mail alert when this document changes, sign up at:
http://www.xilinx.com/xlnx/xil_ans_display.jsp?getPagePath=18815.
These errata apply to the following Virtex-4 documents:
Virtex-4 Overview (http://www.xilinx.com/bvdocs/publications/ds112.pdf)
Virtex-4 Data Sheet (http://www.xilinx.com/bvdocs/publications/ds302.pdf)
Virtex-4 User Guide (http://www.xilinx.com/bvdocs/user guides/ug070.pdf)
XtremeDSP™ Design Guide (http://www.xilinx.com/bvdocs/user guides/ug073.pdf)
Virtex-4 Configuration Guide (http://www.xilinx.com/bvdocs/user guides/ug071.pdf)
Virtex-4 Packaging Guide (http://www.xilinx.com/bvdocs/user guides/ug075.pdf)
PowerPC 405 Processor Block Reference Guide (http://www.xilinx.com/bvdocs/user guides/ug018.pdf)
Revision History
Date
03/04/05
03/24/05
02/21/06
Version
1.0
1.1
1.2
Description
Initial release.
Updated processor block information.
• Updated the JTAG information and the Processor Block section.
• Added the FIFO16 section.
• Updated Design Software Requirements section.
• Replaced the LVTTL I/O standard with LVCMOS I/O standard in the Notes and
Recommendations section.
• Removed System Monitor errata because it is no longer in the Virtex-4 data sheet.
4
www.xilinx.com
EN005 (v1.2) February 21, 2006
Errata Notification