XA2S200E-6FT256Q Datasheet, PDF (2/6 Pages) Xilinx, Inc – Automotive XA Product Family

Spartan-IIE 1.8V FPGA Automotive XA Product Family: Introduction and Ordering Infor9/20/2003ation
R
General Overview
The Spartan-IIE family of FPGAs have a regular, flexible,
programmable architecture of Configurable Logic Blocks
(CLBs), surrounded by a perimeter of programmable
Input/Output Blocks (IOBs). There are four Delay-Locked
Loops (DLLs), one at each corner of the die. Two columns
of block RAM lie on opposite sides of the die, between the
CLBs and the IOB columns. The XC2S400E has four col-
umns of block RAM. These functional elements are inter-
connected by a powerful hierarchy of versatile routing
channels (see Figure 1).
Spartan-IIE FPGAs are customized by loading configura-
tion data into internal static memory cells. Unlimited repro-
gramming cycles are possible with this approach. Stored
values in these cells determine logic functions and intercon-
nections implemented in the FPGA. Configuration data can
be read from an external serial PROM (master serial mode),
or written into the FPGA in slave serial, slave parallel, or
Boundary Scan modes.
Spartan-IIE FPGAs are typically used in high-volume appli-
cations where the versatility of a fast programmable solu-
tion adds benefits. Spartan-IIE FPGAs are ideal for
shortening product development cycles while offering a
cost-effective solution for high volume production.
Spartan-IIE FPGAs achieve high-performance, low-cost
operation through advanced architecture and semiconduc-
tor technology. Spartan-IIE devices provide system clock
rates beyond 200 MHz. Spartan-IIE FPGAs offer the most
cost-effective solution while maintaining leading edge per-
formance. In addition to the conventional benefits of
high-volume programmable logic solutions, Spartan-IIE
FPGAs also offer on-chip synchronous single-port and
dual-port RAM (block and distributed form), DLL clock driv-
ers, programmable set and reset on all flip-flops, fast carry
logic, and many other features.
Spartan-IIE Family Compared to Spartan-II
Family
• Higher density and more I/O
• Higher performance
• Unique pinouts in cost-effective packages
• Differential signaling
- LVDS, Bus LVDS, LVPECL
• V_CCINT = 1.8V
- Lower power
- 5V tolerance with external resistor
- 3V tolerance directly
• LVTTL and LVCMOS2 input buffers powered by V_CCO
instead of V_CCINT
• Unique larger bitstream
2
www.xilinx.com
DS106-1 (v1.7) October 18, 2004
1-800-255-7778
Preliminary Product Specification