English
Language : 

DS608 Datasheet, PDF (2/5 Pages) Xilinx, Inc – LogiCORE IP System Monitor
LogiCORE IP System Monitor Wizard v2.1
Functional Description
The System Monitor Wizard is an interactive graphical user interface (GUI) that instantiates a SYSMON
based design on specific needs. Using the wizard, users can explicitly configure the SYSMON to
operate in the desired mode. The GUI allows the user to select the channels, enable alarms, and set the
alarm limits.
SYSMON Functional Features
Major functional SYSMON features can be used to determine an appropriate mode of operation. These
features include:
• Analog to digital conversion
• FPGA temperature and voltage monitoring
• Generate alarms based on user set parameters
I/O Signals
Table 1 describes the input and output ports provided from the System Monitor Wizard. Availability of
ports is controlled by user-selected parameters. For example, when Dynamic Reconfiguration is
selected, these ports are exposed to the user. Any port that is not exposed is appropriately tied off or
connected to a signal labeled unused in the delivered source code.
Table 1: System Monitor I/O Signals
Port
Direction
DI_IN[15:0]
Input
DO_OUT[15:0]
Output
DADDR_IN[6:0]
Input
DEN_IN
Input
DWE_IN
Input
DCLK_IN
Input
DRDY_OUT
Output
RESET_IN
Input
CONVST_IN
Input
CONVSTCLK_IN
VP_IN
VN_IN
Input
Input
Description
Input data bus for the dynamic reconfiguration port (DRP).
Output data bus for the dynamic reconfiguration port.
Address bus for the dynamic reconfiguration port.
Enable signal for the dynamic reconfiguration port.
Write enable for the dynamic reconfiguration port.
Clock input for the dynamic reconfiguration port.
Data ready signal for the dynamic reconfiguration port.
Reset signal for the System Monitor control logic and max / min
registers.
Convert start input. This input is used to control the sampling
instant on the ADC input and is only used in Event Mode Timing
(see Event-Driven Sampling in the Virtex-5 and Virtex-6 FPGA
System Monitor user guides, [Ref 1] and [Ref 2]).
Convert start input. This input is connected to a global clock
input on the interconnect. Like CONVST, this input is used to
control the sampling instant on the ADC inputs and is only used
in Event Mode Timing.
One dedicated analog-input pair. The System Monitor has one
pair of dedicated analog-input pins that provide a differential
analog input.
2
www.xilinx.com
DS608 December 14, 2010
Product Specification