W29C011A Datasheet, PDF (13/19 Pages) Winbond – 128K X 8 CMOS FLASH MEMORY

Preliminary W29C011A
Timing Waveforms, continued
Page Write Timing Diagram
Address A16-0
DQ6
CE
OE
WE
TWC
Three-byte sequence for
Byte/page load
cycle starts
software data protection mode
5555 2AAA
5555
AA
55
A0
TWP
TBLC
TWPH
SW0
SW1
SW2 Byte 0
T_BLCO
Byte N-1 ^{Byte N}
(last byte)
Internal write starts
Note
Notes: Refer to " CE ( WE ) Controlled Write Cycle Timing Diagram" for a detailed timing diagram.
WE Controlled Write Cycle Timing Diagram
Address A16-0
CE
OE
WE
DQ7-0
TAS
TCS
TOES
TBLCO
TWC
TAH
TWP
TDS
Data Valid
TCH
T OEH
TWPH
TDH
Internal write starts
- 13 -
Publication Release Date: December 1997
Revision A1