English
Language : 

THNCF064MMA Datasheet, PDF (8/47 Pages) Toshiba Semiconductor – The THNCFxxxxMA series CompactFlash card is a flash technology based with ATA interface flash memory card
Signal Name
RDY/-BSY
(PC Card Memory Mode)
−IREQ
(PC Card I/O Mode)
INTRQ
(True IDE Mode)
−REG
(PC Card Memory Mode)
−REG
(PC Card I/O Mode)
−REG
(True IDE Mode)
RESET
(PC Card Memory Mode)
RESET
(PC Card I/O Mode)
−RESET
(True IDE Mode)
VCC
(PC Card Memory Mode)
(PC Card I/O Mode)
(True IDE Mode)
−VS1 / −VS2
(PC Card Memory Mode)
(PC Card I/O Mode)
(True IDE Mode)
−WAIT
(PC Card Memory Mode)
−WAIT
(PC Card I/O Mode)
IORDY
(True IDE Mode)
−WE
(PC Card Memory Mode)
Preliminary
THNCFxxxxMA Series
Dir
Pin No.
Description
In Memory Mode this signal is set high when the CompactFlash
Storage Card is ready to accept a new data transfer operation and
held low when the card is busy .The Host memory card socket
must provide a pull-up resistor.
At power up and at Reset the RDY/−BSY signal is held low (busy)
until the CompactFlash Storage Card has completed its power up
or reset function. No access of any type should be made to the
CompactFlash Storage Card during this time .The RDY/-BSY
signal is held high (disabled from being busy) whenever the
O
37
following condition is true. The CompactFlash Storage Card has
been powered up with + RESET continuously disconnected or
asserted.
Operation-After the CompactFlash Storage Card has been
configured for I/O operation; this signal is used as interrupt
Request. This line is strobe low to generate a pulse mode interrupt
or held low for a level mode interrupt
In True IDE Mode signal is the active high interrupt Request to the
host.
This signal is used during Memory Cycles to distinguish between
Common Memory and Register (Attribute) Memory accesses. High
for Common Memory, Low for Attribute Memory.
I
44
The signal must also be active (low) during I/O Cycles when the I/O
address is on the Bus.
In True IDE Mode this input signal is not used and should be
connected to VCC by the host.
When the pin is high, this signal Resets the CompactFlasgh
Storage Card. The CompactFlash Storage Card is Reset only at
power up if this pin is left high or open from power-up .The
I
41
CompactFlash Storage Card is also Reset when the Soft Reset bit
in the Card Configuration Option Register is set.
In the True IDE Mode this input pin is the active low hardware reset
from the host.

13,38 +5V +3.3V power
Voltage Sense Signals. -VS1 is grounded so that the
O
33,40 CompactFlash Storage Card CIS can be read at 3.3 volts and
−VS2 is reserved by PCMCIA for a secondary voltage.
The −WAIT signal is driven low by the CompactFlash Storage Card
to signal the host to delay completion of a memory or I/O cycle that
is in progress.
O
42
In True IDE Mode this output signal may be used as IORDY
This is a signal driven by the host and used for strobing memory
write data to the registers of the CompactFlash Storage Card when
I
36
the card is configured I the memory interface mode. It is also used
for writing the configuration registers.
2002-10-20 8/47