English
Language : 

THNCF064MMA Datasheet, PDF (3/47 Pages) Toshiba Semiconductor – The THNCFxxxxMA series CompactFlash card is a flash technology based with ATA interface flash memory card
Electrical Interface
Preliminary
THNCFxxxxMA Series
• Physical Description:
The host is connected to the CompactFlash™ Storage Card using a standard 50-pin connector. The
connector in the host consists of two rows of 25 male contacts each on 50 mil (1.27 mm) centers.
• Pin Assignments and Pin Type:
The signal/pin assignments are listed in Table 4. Low active signals have a “ “ prefix. Pin types are Input,
Output or Input/Output. Section “Electrical specification” and “DC characteristics” defines the all input and
output type structures.
• Electrical Descrption:
The CompactFlash™ Storage Card functions in three basic modes: 1) PC Card ATA using I/O Mode, 2) PC
Card ATA using Memory Mode and 3) True IDE Mode, which is compatible with most disk drives.
CompactFlash™ Storage Cards are required to support all three modes. The CF Cards normally function in
the first and second modes, however they can optionally function in True IDE mode. The configuration of the
CompactFlash™ Card will be controlled using the standard PCMCIA configuration registers starting at
address 200h in the Attribute Memory space of the storage card. Or for True IDE Mode, pin 9 being grounded.
The configuration of the CF Card will be controlled using configuration registers. The configuration registers
are starting at the address defined in the Configuration Tuple (CISTPL_CONFIG) in the Attribute Memory
space of the CF Card. Signals, whose source is the host, is designated as inputs while signals that the
CompactFlash™ Storage Card sources are outputs. The CompactFlash™ Storage Card logic levels conform to
those specified in the PC Card Standard Release 8. Each signal has three possible operating modes:
1) PC Card Memory mode
2) PC Card I/O mode
3) True IDE mode
True IDE mode is required for CompactFlash™ Storage cards. All outputs from the card are totem pole
except the data bus signals that are bi-directional tri-state
2002-10-20 3/47