TCA7408 Datasheet, PDF (9/25 Pages) Texas Instruments – Low-Voltage 8-Bit I2C and SMBus I/O Expander with Interrupt Output, RESET, I/ODirection Registers, and Programmable Pull-up/Pull-down

www.ti.com
Register 0Fh – Input Status Register
The Input Status Register reflects the incoming logic levels of the GPIOs set as inputs.
• The default value, X, is determined by the externally applied logic level.
• It only acts on read operation. Attempted writes to this register have no effect.
• For GPIOs set as outputs this register will read HIGH.
BIT
DESCRIPTION
DEFAULT
B7
GPIO7
X
B6
GPIO6
X
B5
GPIO5
X
B4
GPIO4
X
B3
GPIO3
X
B2
GPIO2
X
TCA7408
SCPS235 – NOVEMBER 2011
B1
GPIO1
X
B0
GPIO0
X
Register 11h – Interrupt Mask Register
The Interrupt Mask Register controls the generation of an interrupt to the INT pin when the GPIO-port input state
changes state.
• When a bit in this register is set to 0, an interrupt generated by the interrupt status register causes the INT pin
to be asserted LOW.
• When a bit in this register is set to 1, the interrupt for the corresponding GPIO is disabled. The corresponding
bit in the Interrupt Status Register (13h) will still be asserted.
• INT is not affected when GPIO-port is defined as outputs.
BIT
DESCRIPTION
DEFAULT
B7
GPIO7
0
B6
GPIO6
0
B5
GPIO5
0
B4
GPIO4
0
B3
GPIO3
0
B2
GPIO2
0
B1
GPIO1
0
B0
GPIO0
0
Register 13h – Interrupt Status Register
The Interrupt Status Register bit is asserted when the bit changes to a value opposite to the default value defined
in the Input Default State Register (09h).
• This bit is cleared and the INT pin is de-asserted upon read of this register.
• The input must be asserted back to the default state before this bit is set again.
• If the GPIO-port pin is defined as an output, this bit is never set.
• Attempted writes to this register, have no effect.
BIT
DESCRIPTION
DEFAULT
B7
GPIO7
0
B6
GPIO6
0
B5
GPIO5
0
B4
GPIO4
0
B3
GPIO3
0
B2
GPIO2
0
B1
GPIO1
0
B0
GPIO0
0
POWER-ON RESET
When power (from 0V) is applied to V_CCP, an internal power-on reset holds the TCA7408 in a reset condition until
V_CCP has reached V_POR. At that time, the reset condition is released, and the TCA7408 registers and I²C/SMBus
state machine initialize to their default states. After that, V_CCP must be lowered to below V_PORF and back up to the
operating voltage for a power-reset cycle.
• During power up, if V_CCI ramps before V_CCP, a power on reset event occurs and the I²C registers are reset.
• If V_CCP ramps up before V_CCI, then the device with reset as if RESET = 0
• The device is reset regardless of which V_CCx ramps first.
RESET (RESET) INPUT
The RESET input can be asserted to initialize the system while keeping V_CCP at its operating level. A reset can
be accomplished by holding the RESET pin low for a minimum of t_W. The TCA7408 registers and I²C/SMBus
state machine are changed to their default state once RESET is low (0). Only when RESET is high (1), GPIO
registers can be accessed by the I²C pin. This input requires a pull-up resistor to V_CCI, if no active connection is
used.
Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s) :TCA7408
Submit Documentation Feedback
9