English
Language : 

AMC1305L25 Datasheet, PDF (8/39 Pages) Texas Instruments – AMC1305x High-Precision, Reinforced Isolated Delta-Sigma Modulators
AMC1305L25, AMC1305M05, AMC1305M25
SBAS654C – JUNE 2014 – REVISED DECEMBER 2014
www.ti.com
8.11 Electrical Characteristics: AMC1305x25
All minimum and maximum specifications at TA = –40°C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP =
–250 mV to 250 mV, AINN = 0 V, and sinc3 filter with OSR = 256, unless otherwise noted. Typical values are at TA = 25°C,
CLKIN = 20 MHz, AVDD = 5.0 V, and DVDD = 3.3 V.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX UNIT
ANALOG INPUTS
VClipping
Maximum differential voltage input range
(AINP-AINN)
±312.5
mV
FSR
Specified linear full-scale range
(AINP-AINN)
–250
250
mV
VCM
CID
IIB
RID
IOS
CMTI
Operating common-mode input range
Differential input capacitance
Input current
Differential input resistance
Input offset current
Common-mode transient immunity
Inputs shorted to AGND
–0.16
–82
15
AVDD – 2
1
–60
–48
25
±5
V
pF
μA
kΩ
nA
kV/μs
CMRR
BW
Common-mode rejection ratio
Input bandwidth
fIN = 0 Hz,
VCM min ≤ VIN ≤ VCM max
fIN from 0.1 Hz to 50 kHz,
VCM min ≤ VIN ≤ VCM max
95
dB
76
dB
1000
kHz
DC ACCURACY
DNL
INL
Differential nonlinearity
Integral nonlinearity(1)
Resolution: 16 bits
Resolution: 16 bits
–0.99
0.99
LSB
–4
±1.5
4
LSB
EO
TCEO
EG
TCEG
PSRR
Offset error
Offset error thermal drift(2)
Gain error
Gain error thermal drift(3)
Power-supply rejection ratio
AC ACCURACY
Initial, at 25°C
Initial, at 25°C
VAVDD from 4.5 V to 5.5 V, at dc
–150
–1.3
–0.3
–40
±40
–0.02
±20
90
150
µV
1.3 μV/°C
0.3
%FS
40 ppm/°C
dB
SNR
Signal-to-noise ratio
SINAD
Signal-to-noise + distortion
THD
Total harmonic distortion
SFDR
Spurious-free dynamic range
DIGITAL INPUTS/OUTPUTS
fIN = 1 kHz
fIN = 1 kHz
fIN = 1 kHz
fIN = 1 kHz
82
85
dB
80
84
dB
–90
–83
dB
83
92
dB
External Clock
fCLKIN
Input clock frequency
DutyCLKIN
Duty cycle
5 MHz ≤ fCLKIN ≤ 20.1 MHz
CMOS Logic Family (AMC1305M25), CMOS with Schmitt-Trigger
5
40%
20
50%
20.1
60%
MHz
IIN
CIN
VIH
VIL
CLOAD
VOH
VOL
Input current
Input capacitance
High-level input voltage
Low-level input voltage
Output load capacitance
High-level output voltage
Low-level output voltage
DGND ≤ VIN ≤ DVDD
fCLKIN = 20 MHz
IOH = –20 µA
IOH = –4 mA
IOL = 20 µA
IOL = 4 mA
–1
0.7 × DVDD
–0.3
DVDD – 0.1
DVDD – 0.4
1
μA
5
pF
DVDD + 0.3
V
0.3 × DVDD
V
30
pF
V
V
0.1
V
0.4
V
(1) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer
function expressed as the number of LSBs or as a percent of the specified linear full-scale range FSR.
(2)
Offset
error
drift
is
calculated
using
the
box
method
as
described
by
the
following
equation:
TCE O

valueMAX valueMIN
TempRange
(3)
TCE G ( ppm)
Gain error drift is calculated using the box method as described by the following equation:
¨¨©§
value MAX  value MIN
value u TempRange
¸¸¹· u10 6
8
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25