PGA460 Datasheet, PDF (7/114 Pages) Texas Instruments – Ultrasonic Signal Processor and Transducer Driver

www.ti.com
6.12 Digital I/O Characteristics
PARAMETER
V_{IH_DIGIO}
Digital input high level
V_{IL_DIGIO}
Digital input low level
V_{HYS_DIGIO} Digital input hysteresis
V_{OH_DIGIO}
Digital output high level
V_{OL_DIGIO}
R_{PU_DIGIO_RX}
R_{PU_DIGIO_SC}
LK
Digital output low level
Digital input pull-up resistance to
IOREG
Digital input pull-down resistance
PGA460
SLASEJ4 – APRIL 2017
TEST CONDITIONS
RX and SCLK pin;
V_IOREG=V_{IOREG_33}/V_{IOREG_50}
RX and SCLK pin;
V_IOREG=V_{IOREG_33}/V_{IOREG_50}
RX and SCLK pin
DECPL and TX pin ; I_DECPL/I_TX =
-2mA; V_IOREG=V_{IOREG_33}/V_{IOREG_50}
DECPL and TX pin ; I_DECPL/I_TX = 2mA
RX pin
MIN
0.7∗V_IO
REG
100
V_IOREG
- 0.2
90
SCLK pin
80
TYP MAX
0.3∗V_IO
REG
0.2
100
160
100
130
UNIT
V
V
mV
V
V
kΩ
kΩ
6.13 EEPROM Characteristics
PARAMETER
Bytes_EE
t_{RET_EE}
Cycl_{BURN_EE}
t_{PROG_EE}
EEPROM memory size
EEPROM data retention time
EEPROM burn cycles
EEPROM programming time
TEST CONDITIONS
Application and Device Internal
T_A = 105°C
MIN TYP MAX
UNIT
64
Bytes
10 Years
1000 Cycles
600
ms
6.14 Timing Requirements
TIME COMMAND INTERFACE
t_{BIT_TCI}
Bit period
t_{BIT0_TCI}
Logical 0 bit length
t_{BIT1_TCI}
Logical 1 bit length
t_{BLP1_TCI}
BURST/LISTEN (Preset1) command period
t_{BLP2_TCI}
BURST/LISTEN (Preset2) command period
t_{LP1_TCI}
LISTEN only (Preset1) command period
t_{LP2_TCI}
LISTEN only (Preset2) command period
t_{CFG_TCI}
Device configuration command period
t_{TEMP_TCI}
Temperature measurement command period
t_{NOISE_TCI}
Noise level measurement command period
t_{DT_TCI}
Command processing dead-time
USART ASYNCHRONOUS INTERFACE
t_{BIT_UART}
Logical bit length at 19.2 kbps
t_{BITF_UART}
Logical bit length at 115.2 kbps
USART SYNCHRONOUS INTERFACE
t_{BIT_USART}
Logical bit length at 8 Mbps
MIN
225
150
75
328
920
697
503
1170
1440
2070
75
45.5
7.6
55
NOM
300
200
100
400
1010
780
580
1270
1550
2200
100
52.08
8.68
125
MAX
375
250
125
472
1100
863
657
1370
1660
2340
125
58.6
9.76
UNIT
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
ns
6.15 Switching Characteristics
f_{CORE_CLK}
ACC_{CORE_CLK}
Baud_UART
PARAMETER
Core frequency⁽¹⁾
Core frequency accuracy⁽²⁾
USART asynchronous interface baud
rate
Baud_USART
USART interface synchronous mode
baud rate
(1) At Room Temperature (25°C)
(2) Across Operating Temperature Range (-40°C to 105°C)
TEST CONDITIONS
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: PGA460
MIN
TYP MAX
UNIT
15.5
16 16.5
MHz
-4%
4%
2.4 19.2 131.5
kbps
8
Mbps
Submit Documentation Feedback
7