LMK00304_16 Datasheet, PDF (7/39 Pages) Texas Instruments – 3-GHz 4-Output Ultra-Low Additive Jitter Differential Clock Buffer/Level Translator

www.ti.com
LMK00304
SNAS577F – FEBRUARY 2012 – REVISED MARCH 2016
7.5 Electrical Characteristics
Unless otherwise specified: Vcc = 3.3 V ± 5%, Vcco = 3.3 V ± 5%, 2.5 V ± 5%, -40 °C ≤ T_A ≤ 85 °C, CLKin driven
differentially, input slew rate ≥ 3 V/ns. Typical values represent most likely parametric norms at Vcc = 3.3 V, Vcco = 3.3 V, T_A
= 25 °C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured. ^{(1) (2)}
CURRENT CONSUMPTION⁽³⁾
TEST CONDITIONS
MIN
TYP
MAX UNIT
I_{CC_CORE}
Core Supply Current, All ^{CLKinX selected}
Outputs Disabled
OSCin selected
8.5
10.5 mA
10
13.5 mA
I_{CC_PECL}
Additive Core Supply
Current, LVPECL Banks
Enabled
38
48 mA
I_{CC_LVDS}
Additive Core Supply
Current, LVDS Banks
Enabled
43
52 mA
I_{CC_HCSL}
Additive Core Supply
Current, HCSL Banks
Enabled
50
58.5 mA
I_{CC_CMOS}
Additive Core Supply
Current, LVCMOS
Output Enabled
3.5
5.5 mA
I_{CCO_PECL}
Additive Output Supply
Current, LVPECL Banks
Enabled
Includes Output Bank Bias and Load Currents for
both banks, R_T = 50 Ω to Vcco - 2V on all outputs
135
163 mA
I_{CCO_LVDS}
Additive Output Supply
Current, LVDS Banks
Enabled
25
34.5 mA
I_{CCO_HCSL}
Additive Output Supply
Current, HCSL Banks
Enabled
Includes Output Bank Bias and Load Currents for
both banks, R_T = 50 Ω on all outputs
65
81.5 mA
I_{CCO_CMOS}
Additive Output Supply
Current, LVCMOS
Output Enabled
200 MHz, C_L = 5 pF
Vcco = 3.3 V ± 5%
Vcco = 2.5 V ± 5%
9
10 mA
7
8 mA
POWER SUPPLY RIPPLE REJECTION (PSRR)
PSRR_PECL
PSRR_LVDS
Ripple-Induced
Phase Spur Level
Differential LVPECL
Output ⁽⁴⁾
Ripple-Induced Phase
Spur Level Differential
LVDS Output⁽⁴⁾
156.25 MHz
312.5 MHz
100 kHz, 100 mVpp
Ripple Injected on Vcco,
156.25 MHz
Vcco = 2.5 V
312.5 MHz
-65
dBc
-63
-76
dBc
-74
PSRR_HCSL
Ripple-Induced Phase
Spur Level Differential
HCSL Output⁽⁴⁾
156.25 MHz
312.5 MHz
-72
dBc
-63
CMOS CONTROL INPUTS (CLKin_SELn, CLKout_TYPEn, REFout_EN)
V_IH
High-Level Input Voltage
V_IL
Low-Level Input Voltage
I_IH
High-Level Input Current V_IH = Vcc, Internal pull-down resistor
I_IL
Low-Level Input Current V_IL = 0 V, Internal pull-down resistor
1.6
GND
-5
Vcc V
0.4 V
50 µA
0.1
µA
(1) The output supply voltages or pins (V_CCOA, V_CCOB, and V_CCOC) will be called V_CCO in general when no distinction is needed, or when the
output supply can be inferred from the output bank/type.
(2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
(3) See Power Supply Recommendations for more information on current consumption and power dissipation calculations.
(4) Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output
when a single-tone sinusoidal signal (ripple) is injected onto the Vcco supply. Assuming no amplitude modulation effects and small index
modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as
follows: DJ (ps pk-pk) = [ (2 * 10^{(PSRR / 20)}) / (π * f_CLK) ] * 1E12
Copyright © 2012–2016, Texas Instruments Incorporated
Product Folder Links: LMK00304
Submit Documentation Feedback
7