DS90CF383_11 Datasheet, PDF (7/11 Pages) Texas Instruments – +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz

AC Timing Diagrams (Continued)
DS100033-14
FIGURE 8. DS90CF383 (Transmitter) Phase Lock Loop Set Time
FIGURE 9. Seven Bits of LVDS in Once Clock Cycle
DS100033-16
FIGURE 10. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs
DS100033-17
www.national.com
6