DS90CF383_11 Datasheet, PDF (5/11 Pages) Texas Instruments – +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link—65 MHz

AC Timing Diagrams (Continued)
FIGURE 2. “16 Grayscale” Test Pattern (Notes 5, 6, 7, 8)
DS100033-5
Note 5: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
Note 6: The 16 grayscale test pattern tests device power consumption for a “typical” LCD display pattern. The test pattern approximates signal switching needed
to produce groups of 16 vertical stripes across the display.
Note 7: Figures 1, 2 show a falling edge data strobe (TxCLK IN/RxCLK OUT).
Note 8: Recommended pin to signal mapping. Customer may choose to define differently.
DS100033-6
FIGURE 3. DS90CF383 (Transmitter) LVDS Output Load and Transition Times
www.national.com
DS100033-8
FIGURE 4. DS90CF383 (Transmitter) Input Clock Transition Time
4